參數(shù)資料
型號(hào)： S29XS064R0PBHW010
廠商： SPANSION LLC
元件分類： PROM
英文描述： 4M X 16 FLASH 1.8V PROM, 80 ns, PBGA44
封裝： 7.50 X 5 MM, LEAD FREE, FBGA-44
文件頁(yè)數(shù)： 8/65頁(yè)
文件大?。?/td> 2116K
代理商： S29XS064R0PBHW010
16
S29VS/XS-R MirrorBit
Flash Family
S29VS_XS064R_00_06 July 22, 2011
Data
Sheet
(Adv an ce
Inf o r m a t io n)
8.
Address/Data Configuration (Interface) Modes
There are two options for connection to the address and data buses.
Address and Data Multiplexed (ADM) mode - On the S29VS-R devices upper address is supplied on
separate signal inputs and the lower 16-bits of address are multiplexed with 16-bit data on the A/DQ15 to
A/DQ0 I/Os.
Address-high, Address-low, and Data Multiplexed (AADM) mode - On the S29XS-R devices upper and
lower address are multiplexed with 16-bit data on the A/DQ15 to A/D0 signal I/Os.
The two options allow use with the traditional address/data multiplexed NOR interface (S29VS family), or an
address multiplexed/data multiplexed interface with the lowest signal count (S29XS family).
ADM or AADM mode can be selected via ordering part number only.
8.1
ADM Interface Mode (S29VS064R)
In ADM mode, the AVD# signal is used to capture the entire address with a single toggle of AVD# in
asynchronous mode or in a single clock cycle in synchronous mode.
8.2
AADM Interface Mode (S29XS064R)
Signal input and output (I/O) connections on a high complexity component such as an Application Specific
Integrated Circuit (ASIC) are a limited resource. Reducing signal count on any interface of the ASIC allows for
either more features or lower package cost. The memory interface described in this section is intended to
reduce the I/O signal count associated with the Flash memory interface with an ASIC.
The interface is called Address-High, Address-Low, and Data Multiplexed (AADM) because all address and
data information is time multiplexed on a single 16-bit wide bus. This interface is electrically compatible with
existing ADM 16-bit wide random access static memory interfaces but uses fewer address signals. In that
sense AADM is a signal count subset of existing static memory interfaces. This interface can be implemented
in existing memory controller designs, as an additional mode, with minimal changes. No new
I/O technology is needed and existing memory interfaces can continue to be supported while the electronics
industry adopts this new interface. ASIC designers can reuse the existing memory address signals above
A15 for other functions when an AADM memory is in use.
By breaking up the memory address in to two time slots the address is naturally extended to be a 32-bit word
address. But, using two bus cycles to transfer the address increases initial access latency by increasing the
time address is using the bus. However, many memory accesses are to locations in memory nearby the
previous access. Very often it is not necessary to provide both cycles of address. This interface stores the
high half of address in the memory so that if the high half of address does not change from the previous
access, only the low half of address needs to be sent on the bus. If a new upper address is not captured at
the beginning of an access the last captured value of the upper address is used. This allows accesses within
the same 128-KByte address range to provide only the lower address as part of each access.
In AADM mode two signal rising edges are needed to capture the upper and lower address portions in
asynchronous mode or two signal combinations over two clocks is needed in synchronous mode. In
asynchronous mode the upper address is captured by an AVD# rising edge when OE# is Low; the lower
address is captured on the rising edge of AVD# with OE# High. In synchronous mode the upper address is
captured at the rising clock edge when AVD# and OE# are Low; the lower address is captured at the rising
edge of clock when AVD# is Low and OE# is High.
CE# going High at any time during the access or OE# returning High after RDY is first asserted High during
an access, terminates the read access and causes the address/data bus direction to switch back to input
mode. The address/data bus direction switches from input to output mode only after an Address-Low capture
when AVD# is Low and OE# is High. This prevents the assertion of OE# during Address-High capture from
causing a bus conflict between the host address and memory data signals. Note, in burst mode, this implies
at least one cycle of CE# or OE# High before an Address-high for a new access may be placed on the bus so
that there is time for the memory to recognize the end of the previous access, stop driving data outputs, and
ignore OE# so that assertion of OE# with the new Address-high does not create a bus conflict with a new
address being driven on the bus. At high bus frequencies more than one cycle may be need in order to allow
time for data outputs to stop driving and new address to be driven (bus turn around time).
During a write access, the address/data bus direction is always in the input mode.
相關(guān)PDF資料
PDF描述
S2C3R-1-12-H 4000 MHz - 12000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 2 dB INSERTION LOSS
S2C5R-1-12-RC 4000 MHz - 18000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 2.8 dB INSERTION LOSS
S2H3R-1H 10 MHz - 1000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 1.2 dB INSERTION LOSS
S2L1R-RC 1000 MHz - 2000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 0.9 dB INSERTION LOSS
S2L7R-1-RC 1000 MHz - 18000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 2.9 dB INSERTION LOSS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S-29XX0A 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:CMOS SERIAL EEPROM
S-29XX1A 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:CMOS SERIAL EEPROM
S-29ZX30A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Serial 3-wire EEPROMs
S2A 功能描述:撥動(dòng)開關(guān) ON-NONE-ON SPDT SOLDER LUG RoHS:否 制造商:C&K Components 觸點(diǎn)形式:DPDT 開關(guān)功能:ON - ON - ON 電流額定值: 電壓額定值 AC:20 V 電壓額定值 DC:20 V 功率額定值:0.4 VA 端接類型:V-Bracket 安裝風(fēng)格: 端子密封:Epoxy 觸點(diǎn)電鍍:Gold 照明:Not Illuminated
S-2A 制造商:Nihon Kaiheiki Ind Co Ltd 功能描述:30V 50000(@BIv) / 25000(dCIv) bL +85 -30 30mm 18mm 45.5mm Bulk 制造商:Nihon Dempa Kogyo Co (NDK) 功能描述:Switch, toggle, solder terminal, minitur
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*