- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359757 > S29GL128P (Spansion Inc.) 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology PDF資料下載
參數(shù)資料
| 型號： | S29GL128P |
| 廠商： | Spansion Inc. |
| 英文描述： | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| 中文描述： | 3.0伏只頁面模式閃存具有90納米MirrorBit工藝技術(shù) |
| 文件頁數(shù)： | 40/77頁 |
| 文件大?。?/td> | 2121K |
| 代理商： | S29GL128P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
40
S29GL-P MirrorBit
Flash Family
S29GL-P_00_A7 November 8, 2007
D a t a
S h e e t
( P r e l i m i n a r y )
Notes
1. DQ5 switches to
1
when an Embedded Program, Embedded Erase, or Write-to-Buffer operation has exceeded the maximum timing limits.
Refer to
DQ5: Exceeded Timing Limits on page 39
for more information.
2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
3. The Data# Polling algorithm should be used to monitor the last loaded write-buffer address location.
4. DQ1 switches to 1 when the device has aborted the write-to-buffer operation
7.9
Writing Commands/Command Sequences
During a write operation, the system must drive CE# and WE# to V
IL
and OE# to V
IH
when providing an
address, command, and data. Addresses are latched on the last falling edge of WE# or CE#, while data is
latched on the 1st rising edge of WE# or CE#. An erase operation can erase one sector, multiple sectors, or
the entire device.
Table 6.2
–
Table 6.3
indicate the address space that each sector occupies. The device
address space is divided into uniform 64KW/128KB sectors. A sector address is the set of address bits
required to uniquely select a sector. I
CC2
in “DC Characteristics” represents the active current specification for
the write mode. “AC Characteristics” contains timing specification tables and timing diagrams for write
operations.
7.9.1
RY/BY#
The RY/BY# is a dedicated, open-drain output pin that indicates whether an Embedded Algorithm is in
progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command
sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a
pull-up resistor to V
CC
. This feature allows the host system to detect when data is ready to be read by simply
monitoring the RY/BY# pin, which is a dedicated output and controlled by CE# (not OE#).
7.9.2
Hardware Reset
The RESET# input provides a hardware method of resetting the device to reading array data. When RESET#
is driven low for at least a period of t
RP
(RESET# Pulse Width), the device immediately terminates any
operation in progress, tristates all outputs, resets the configuration register, and ignores all read/write
commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading
array data.
To ensure data integrity Program/Erase operations that were interrupted should be reinitiated once the device
is ready to accept another command sequence.
When RESET# is held at V
SS
, the device draws V
CC
reset current (I
CC5
). If RESET# is held at V
IL
, but not at
V
SS
, the standby current is greater. RESET# may be tied to the system reset circuitry which enables the
system to read the boot-up firmware from the Flash memory upon a system reset. See
Figure 11.7
on page 58
and
Figure 11.8 on page 59
for timing diagrams.
Table 7.17
Write Operation Status
Status
DQ7
(Note 2)
DQ6
DQ5
(Note 1)
DQ3
DQ2
(Note 2)
DQ1
RY/
BY#
Standard
Mode
Embedded Program Algorithm
DQ7#
Toggle
0
N/A
No toggle
0
0
Embedded Erase Algorithm
0
Toggle
0
1
Toggle
N/A
0
Program
Suspend
Mode
Program-
Suspend
Read
Program-Suspended
Sector
Invalid (not allowed)
1
Non-Program
Suspended Sector
Data
1
Erase
Suspend
Mode
Erase-
Suspend
Read
Erase-Suspended
Sector
1
No toggle
0
N/A
Toggle
N/A
1
Non-Erase
Suspended Sector
Data
1
Erase-Suspend-Program
(Embedded Program)
DQ7#
Toggle
0
N/A
N/A
N/A
0
Write-to-
Buffer
Busy
(Note 3)
DQ7#
Toggle
0
N/A
N/A
0
0
Abort
(Note 4)
DQ7#
Toggle
0
N/A
N/A
1
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S29GL128P10FAI010 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P10FAI012 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P10FAIR10 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P10FAIR12 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P10FAIV10 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S29GL128P10FAI010 | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 16MX8/8MX16 100NS 64BGA - Trays 制造商:Spansion 功能描述:SPZS29GL128P10FAI010 IC 128M PAGE-MODE F |
| S29GL128P10FAI020 | 制造商:Spansion 功能描述: 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 16MX8/8MX16 100NS 64BGA - Trays 制造商:Spansion 功能描述:SPZS29GL128P10FAI020 IC 128M FLASH BGA |
| S29GL128P10FAI022 | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 16MX8/8MX16 100NS 64BGA - Tape and Reel |
| S29GL128P10FAIR20 | 制造商:Spansion 功能描述: |
| S29GL128P10FFI010 | 功能描述:閃存 128Mb 3V 110ns Parallel NOR 閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。