- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374648 > S2202 (Applied Micro Circuits Corp.) Dual GigaBit Ethernet Transceiver(帶鎖相環(huán)時鐘合成器的雙千兆位以太網(wǎng)收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | S2202 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | Dual GigaBit Ethernet Transceiver(帶鎖相環(huán)時鐘合成器的雙千兆位以太網(wǎng)收發(fā)器) |
| 中文描述： | 雙千兆以太網(wǎng)收發(fā)器（帶鎖相環(huán)時鐘合成器的雙千兆位以太網(wǎng)收發(fā)器） |
| 文件頁數(shù)： | 9/28頁 |
| 文件大小： | 231K |
| 代理商： | S2202 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
9
S2202
DUAL GIGABIT ETHERNET DEVICE
October 9, 2000 / Revision C
Figure 8. S2202 Diagnostic Loopback Operation
CRU
CSU
OTHER OPERATING MODES
Operating Frequency Rate
The S2202 is designed to operate at the Gigabit
Ethernet rate of 1.250 GHz.
Loopback Mode
When loopback mode is enabled, the serial data
from the transmitter is provided to the serial input of
the receiver, as shown in Figure 8. This provides the
ability to perform system diagnostics and off-line
testing of the interface to verify the integrity of the
serial channel. Loopback mode is enabled indepen-
dently for each channel using its respective
loopback-enable input, LPEN.
TEST MODES
The RESET pin is used to initialize the Transmit
FIFOs and must be asserted (LOW) prior to entering
the normal operational state (see section Transmit
FIFO Initialization).
Note: Serial output data remains active during loopback opera-
tion to enable other system tests to be performed.
JTAG TESTING
The JTAG implementation for the S2202 is compli-
ant with the IEEE1149.1 requirements. JTAG is used
to test the connectivity of the pins on the chip. The
TAP, (Test Access Port), provides access to the test
logic of the chip. When TRST is asserted the TAP is
initialized. TAP is a state machine that is controlled
by TMS. The test instruction and data are loaded
through TDI on the rising edge of TCK. When TMS is
high the test instruction is loaded into the instruction
register. When TMS is low the test data is loaded
into the data register. TDO changes on the falling
edge of TCK. All input pins, including clocks, that
have boundary scan are observe only. They can be
sampled in either normal operational or test mode.
All output pins that have boundary scan, are observe
and control. They can be sampled as they are driven
out of the chip in normal operational mode, and they
can be driven out of the chip in test mode using the
Extest instruction. Since JTAG testing operates only
on digital signals there are some pins with analog
signals that JTAG does not cover. The JTAG imple-
mentation has the three required instruction, Bypass,
Extest, and Sample/Preload.
Instruction
Code
BYPASS
EXTEST
SAMPLE/PRELOAD
ID CODE
11
00
01
10
JTAG Instruction Description:
The BYPASS register contains a single shift-register
stage and is used to provide a minimum-length serial
path between the TDI and TDO pins of a component
when no test operation of that component is re-
quired. This allows more rapid movement of test
data to and from other components on a board that
are required to perform test operations.
The EXTEST instruction allows testing of off-chip cir-
cuitry and board level interconnections. Data would
typically be loaded onto the latched parallel outputs
of boundary-scan shift-register stages using the
SAMPLE/PRELOAD instruction prior to selection of
the EXTEST instruction.
The SAMPLE/PRELOAD instruction allows a snap-
shot of the normal operation of the component to be
taken and examined. It also allows data values to be
loaded onto the latched parallel outputs of the
boundary-scan shift register prior to selection of the
other boundary-scan test instructions.
The following table provides a list of the pins that are
JTAG tested. Each port has a boundary scan regis-
ter (BSR), unless otherwise noted. The following fea-
tures are described: the JTAG mode of each register
(input, output2, or internal (refers to an internal pack-
age pin)), the direction of the port if it has a bound-
ary scan register (in or out), and the position of this
register on the scan chain.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S2204 | Quad GigaBit Ethernet Transceiver(帶鎖相環(huán)時鐘合成器的四千兆位以太網(wǎng)收發(fā)器) |
| S22MD2 | Photothyristor Coupler |
| S22MD3 | MICA RoHS Compliant: No |
| S22MD1V | Silver Mica Capacitor; Capacitance:2400pF; Capacitance Tolerance:+/- 5%; Series:CM06; Voltage Rating:500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:8.7mm; Leaded Process Compatible:No RoHS Compliant: No |
| S2370 | HIGH SPEED, HIGH CURRENT SWITCHING APPLICATIONS. |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S-2202A | 制造商:Honeywell Sensing and Control 功能描述: |
| S-2202E | 制造商:Honeywell Sensing and Control 功能描述: |
| S2202TB | 制造商:AppliedMicro 功能描述: |
| S2202TRI | 制造商:AppliedMicro 功能描述: |
| S2204TB | 制造商:AppliedMicro 功能描述:QUAD GIGABIT ETHERNET DEVICE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。