
15
S1C60N08/60R08
S1C60L08 (Normal Operating Mode)
Characteristic
LCD drive voltage
BLD voltage 1
BLD circuit response time
Sub-BLD voltage
Sub-BLD circuit response time
Analog comparator
input voltage
Analog comparator
offset voltage
Analog comparator
response time
Current consumption
1:
2:
(Unless otherwise specified: VDD=0V, VSS=-1.5V, fOSC1=32.768kHz, Ta=25
°C, CG=25pF, VS1/VL1–VL3 are internal voltage, C1–C5=0.1F)
Symbol
VL1
VL2
VL3
VB0
VB1
VB2
VB3
VB4
VB5
VB6
VB7
tB
VBS
tBS
VIP
VIM
VOF
tAMP
IOP
Unit
V
sec
V
sec
V
mV
msec
A
Max.
-0.95
2VL1
×0.9
3VL1
×0.9
-0.95
-1.00
-1.05
-1.10
-1.15
-1.20
-1.25
-1.30
100
-1.10
100
VDD-0.9
20
3
2.0
4.0
Typ.
-1.05
-1.10
-1.15
-1.20
-1.25
-1.30
-1.35
-1.40
-1.20
1.0
2.2
Min.
-1.15
2VL1
- 0.1
3VL1
- 0.1
-1.15
-1.20
-1.25
-1.30
-1.35
-1.40
-1.45
-1.50
-1.30
VSS+0.3
The relationships among VB0–VB7 are VB0>VB1>VB2>...VB5>VB6>VB7.
The BLD circuit, sub-BLD circuit and analog comparator are in the OFF status.
Condition
Connect 1 M
load resistor between VDD and VL1
(without panel load)
Connect 1 M
load resistor between VDD and VL2
(without panel load)
Connect 1 M
load resistor between VDD and VL3
(without panel load)
BLC="0"
BLC="1"
BLC="2"
BLC="3"
BLC="4"
BLC="5"
BLC="6"
BLC="7"
Non-inverted input (AMPP)
Inverted input (AMPM)
VIP=-1.1V
VIM=VIP
±30mV
During HALT
Without
During operation 2
panel load
S1C60L08 (Heavy Load Protection Mode)
Max.
-0.95
2VL1
×0.85
3VL1
×0.85
-0.95
-1.00
-1.05
-1.10
-1.15
-1.20
-1.25
-1.30
100
-1.10
100
VDD-0.9
20
3
10
15
Typ.
-1.05
-1.10
-1.15
-1.20
-1.25
-1.30
-1.35
-1.40
-1.20
6.5
8.5
Min.
-1.15
2VL1
- 0.1
3VL1
- 0.1
-1.15
-1.20
-1.25
-1.30
-1.35
-1.40
-1.45
-1.50
-1.30
VSS+0.3
Characteristic
LCD drive voltage
BLD voltage 1
BLD circuit response time
Sub-BLD voltage
Sub-BLD circuit response time
Analog comparator
input voltage
Analog comparator
offset voltage
Analog comparator
response time
Current consumption
1:
2:
(Unless otherwise specified: VDD=0V, VSS=-1.5V, fOSC1=32.768kHz, Ta=25
°C, CG=25pF, VS1/VL1–VL3 are internal voltage, C1–C5=0.1F)
Symbol
VL1
VL2
VL3
VB0
VB1
VB2
VB3
VB4
VB5
VB6
VB7
tB
VBS
tBS
VIP
VIM
VOF
tAMP
IOP
Unit
V
sec
V
sec
V
mV
msec
A
The relationships among VB0–VB7 are VB0>VB1>VB2>...VB5>VB6>VB7.
The BLD circuit and sub-BLD circuit are in the ON status (HLMOD="1", BLS="0").
The analog comparator is in the OFF status.
Condition
Connect 1 M
load resistor between VDD and VL1
(without panel load)
Connect 1 M
load resistor between VDD and VL2
(without panel load)
Connect 1 M
load resistor between VDD and VL3
(without panel load)
BLC="0"
BLC="1"
BLC="2"
BLC="3"
BLC="4"
BLC="5"
BLC="6"
BLC="7"
Non-inverted input (AMPP)
Inverted input (AMPM)
VIP=-1.1V
VIM=VIP
±30mV
During HALT
Without
During operation 2
panel load