- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384892 > RV5C338A-E2 (RICOH COMPANY LTD) DIODE ZENER SINGLE 200mW 8.2Vz 20mA-Izt 0.02549 0.1uA-Ir 6.5 SOD-323 3K/REEL PDF資料下載
參數(shù)資料
| 型號(hào)： | RV5C338A-E2 |
| 廠商： | RICOH COMPANY LTD |
| 元件分類： | XO, clock |
| 英文描述： | DIODE ZENER SINGLE 200mW 8.2Vz 20mA-Izt 0.02549 0.1uA-Ir 6.5 SOD-323 3K/REEL |
| 中文描述： | REAL TIME CLOCK, PDSO10 |
| 封裝： | 4 X 2.90 MM, 1.20 MM HEIGHT, SSOP-10 |
| 文件頁數(shù)： | 15/52頁 |
| 文件大?。?/td> | 440K |
| 代理商： | RV5C338A-E2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
R
×
5C338A
12
Relation Between the Mode Waveform and the CTFG Bit
Pulse mode
Approx. 92
μ
s
CTFG bit
INTR pin
(Increment of second counter)
Rewriting of the second counter
Level mode
Setting CTFG bit to 0
(Increment of
second counter)
Setting CTFG bit to 0
CTFG bit
INTR pin
(Increment of
second counter)
(Increment of
second counter)
*
) In the pulse mode, the increment of the second counter is delayed by approximately 92μs from the falling edge of clock pulses. Consequently, time
readings immediately after the falling edge of clock pulses may appear to lag behind the time counts of the real-time clocks by approximately 1 second.
Rewriting the second counter will reset the other time counters of less than 1 second, driving the INTR pin low.
2) Level Mode : periodic interrupt signals are output with selectable interrupt cycle settings of 1 second, 1 minute, 1
hour, and 1 month. The increment of the second counter is synchronized with the falling edge of
periodic interrupt signals. For example, periodic interrupt signals with an interrupt cycle setting of
1 second are output in synchronization with the increment of the second counter as illustrated in
the timing chart below.
3) When the oscillation adjustment circuit is used, the interrupt cycle will fluctuate once per 20 seconds as follows:
Pulse Mode : the “L” period of output pulses will increment or decrement by a maximum of ±3.784ms.
For example, 1-Hz clock pulses will have a duty cycle of 50 ±0.3784%.
Level Mode : a periodic interrupt cycle of 1 second will increment or decrement by a maximum of ±3.784ms.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RV5C386A | I2C-bus Real-Time Clock ICs with Voltage Monitoring Function |
| RV5C386A-E2 | I2C-bus Real-Time Clock ICs with Voltage Monitoring Function |
| RV5C387A | I2C-bus Real-Time Clock ICs with Voltage Monitoring Function |
| RV5C387A-E2 | I2C-bus Real-Time Clock ICs with Voltage Monitoring Function |
| RV5VE001A | CRYSTAL 20.0 MHZ 20PF |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RV5C339 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION |
| RV5C339A | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION |
| RV5C339A_03 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3-WIRE SERIAL INTERFACE REAL-TIME CLOCK IC WITH VOLTAGE MONITORING FUNCTION |
| RV5C339A-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION |
| RV5C348A | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。