
19
R
×
5C348A/B
2.5-3 Year Counter (at Address 6h)
D7
D6
D5
D4
D3
D2
D1
D0
Y
80
Y
40
Y
20
Y
10
Y
8
Y
4
Y
2
Y
1
Y
80
Y
40
Y
20
Y
10
Y
8
Y
4
Y
2
Y
1
Indefinite
Indefinite
Indefinite
Indefinite
Indefinite
Indefinite
Indefinite
Indefinite
(For writing)
(For reading)
Default settings*
2.6 Oscillation Adjustment Register (at Address 7h)
D7
D6
D5
D4
D3
D2
D1
D0
(0)
F
6
F
5
F
4
F
3
F
2
F
1
F
0
(0)
F
6
F
5
F
4
F
3
F
2
F
1
F
0
0
0
0
0
0
0
0
0
(For writing)
(For reading)
Default settings*
*
) Default settings: Default value means read/written values when the XSTP bit is set to “1” due to power-on from 0 volts or supply voltage drop.
2.6-1 (0) Bit
The (0) bit should be set to 0 to allow writing to the oscillation adjustment register. The (0) bit will be set to 0 when
the XSTP bit is set to 1 in the control register 2.
2.6-2 F
6
to F
0
Bits
The oscillation adjustment circuit is configured to change time counts of 1 second on the basis of the settings of the
oscillation adjustment register when the second digits read 00, 20, or 40 seconds. Normally, the second counter is
incremented once per 32768 32.768-kHz clock pulses generated by the crystal oscillator. Writing to the F
6
to F
0
bits
activates the oscillation adjustment circuit.
·
The oscillation adjustment circuit will not operate with the same timing (00, 20, or 40 seconds) as the timing of
writing to the oscillation adjustment register.
The F6 bit setting of 0 causes an increment of time counts by ((F
5
, F
4
, F
3
, F
2
, F
1
, F
0
) – 1)
×
2.
The F6 bit setting of 1 causes a decrement of time counts by ((F
5
, F
4
, F
3
, F
2
, F
1
, F
0
) + 1)
×
2.
The settings of “
*
, 0, 0, 0, 0, 0,
*
” (“
*
” representing either “0” or “1”) in the F
6
, F
5
, F
4
, F
3
, F
2
, F
1
, and F
0
bits cause
neither an increment nor decrement of time counts.
·
Example:
When the second digits read 00, 20, or 40, the settings of “0, 0, 0, 0, 1, 1, 1” in the F
6
, F
5
, F
4
, F
3
, F
2
, F
1
, and F
0
bits
cause an increment of the current time counts of 32768 by (7–1)
×
2 to 32780 (a current time count loss). When the
second digits read 00, 20, or 40, the settings of “0, 0, 0, 0, 0, 0, 1” in the F
6
, F
5
, F
4
, F
3
, F
2
, F
1
, and F
0
bits cause neither
an increment nor a decrement of the current time counts of 32768.
When the second digits read 00, 20, or 40, the settings of “1, 1, 1, 1, 1, 1, 0” in the F
6
, F
5
, F
4
, F
3
, F
2
, F
1
, and F
0
bits
cause a decrement of the current time counts of 32768 by (–2)
×
2 to 32764 (a current time count gain).
*
) Default settings: Default value means read/written values when the XSTP bit is set to “1” due to power-on from 0 volts or supply voltage drop.