- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384890 > RS5C338A (RICOH COMPANY LTD) 3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION PDF資料下載
參數(shù)資料
| 型號： | RS5C338A |
| 廠商： | RICOH COMPANY LTD |
| 元件分類： | XO, clock |
| 英文描述： | 3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION |
| 中文描述： | 0 TIMER(S), REAL TIME CLOCK, PDSO10 |
| 封裝： | 6.40 X 3.50 MM, 1.25 MM HEIGHT, SSOP-10 |
| 文件頁數(shù)： | 40/52頁 |
| 文件大?。?/td> | 440K |
| 代理商： | RS5C338A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
37
R
×
5C338A
Approx. 92
μ
s
CTFG bit
INTR pin
(Increment of second counter)
Rewriting of the second counter
Relation Between the Mode Waveform and the CTFG Bit
Pulse mode
*
) In the pulse mode, the increment of the second counter is delayed by approximately 92 μs from the falling edge of clock pulses. Consequently, time
readings immediately after the falling edge of clock pulses may appear to lag behind the time counts of the real-time clocks by approximately 1 second.
Rewriting the second counter will reset the other time counters of less than 1 second, driving the INTR pin low.
Setting CTFG bit to 0
(Increment of
second counter)
Setting CTFG bit to 0
CTFG bit
INTR pin
(Increment of
second counter)
(Increment of
second counter)
5. 32-kHz Clock Output
32.768-kHz clock pulses are output from the 32KOUT pin when either the CLEN1 bit in the control register 2 or the
CLEN2 bit in the control register 1 is set to 0 when the CLKC pin is set to high. If the conditions described above
are not satisfied, the output is set to high.
CLEN1
CLEN2
CLKC pin output
32KOUT pin output
(CMOS output)
(D3 at Address Fh)
(D4 at Address Eh)
1
1
*
“L”
*
*
0
0 (Default)
*
1
Clock pulses
*
0 (Default)
1
The 32KOUT pin output is synchronized with the CLEN1, CLEN2 bit, and CLKC pin settings as illustrated in the tim-
ing chart below.
MAX. 76.3
μ
s
32KOUT pin output
CLKC pin or
CLEN1 or CLEN2 bit setting
Level mode
相關PDF資料 |
PDF描述 |
|---|---|
| RS5C348A-E2 | Real-Time Clock |
| RS5C348B-E2 | Real-Time Clock |
| RT1710B6 | LVDS & LVPECL FPGA Terminator RoHS Compliant Parts Available |
| RT1710B7 | LVDS & LVPECL FPGA Terminator RoHS Compliant Parts Available |
| RT1720B7 | LVDS & LVPECL FPGA Terminator RoHS Compliant Parts Available |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| RS5C338A-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION |
| RS5C348A | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-WIRE SERIAL INTERFACE |
| RS5C348A-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:Real-Time Clock |
| RS5C348B | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-WIRE SERIAL INTERFACE |
| RS5C348B-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:Real-Time Clock |
發(fā)布緊急采購，3分鐘左右您將得到回復。