參數(shù)資料
型號(hào)： RS5C338A
廠商： RICOH COMPANY LTD
元件分類： XO, clock
英文描述： 3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION
中文描述： 0 TIMER(S), REAL TIME CLOCK, PDSO10
封裝： 6.40 X 3.50 MM, 1.25 MM HEIGHT, SSOP-10
文件頁(yè)數(shù)： 17/52頁(yè)
文件大小： 440K
代理商： RS5C338A
R
×
5C338A
14
2.2-4 XSTP
Oscillator Halt Sensing Bit
CLEN1
Description
0
Enabling the 32-kHz clock output
1
Disabling the 32-kHz clock output
2.2-5 CLEN1
32-kHz Clock Output Bit 1
(Default setting)
CTFG
Description
0
Periodic interrupt output “H” (OFF)
1
Periodic interrupt output “L” (ON)
2.2-6 CTFG
Periodic Interrupt Flag Bit
(Default setting)
The CTFG bit is set to 1 when the periodic interrupt signals are output from the INTR pin (“L”). The CTFG bit
accepts only the writing of 0 in the level mode, which disables (“H”) the INTR pin until it is enabled (“L”) again in
the next interrupt cycle. Conversely, setting the CTFG bit to 1 causes no event.
Setting the CLEN1 bit or the CLEN2 bit (D4 in control register 1) to 0, and the CLKC pin to high specifies
generating clock pulses with the oscillation frequency of the 32.768-kHz crystal oscillator for output from the
32KOUT pin. Conversely, setting both the CLEN1 bit and the CLEN2 bit to 1 or the CLKC pin to low specifies
disabling (“L”) such output.
The XSTP bit is for sensing a halt in the oscillation of the crystal oscillator. The oscillation halt sensing circuit
operates only when the CE pin is “L”.
· The XSTP bit will be set to 1 once a halt in the oscillation of the crystal oscillator is caused by such events as pow-
er-on from 0 volts and a drop in supply voltage. The XSTP bit will hold the setting of 1 even after the restart of
oscillation. As such, the XSTP bit can be applied to judge the validity of clock and calendar data after power-on or
a drop in supply voltage.
· When the XSTP bit is set to 1, all bits will be reset to 0 in the oscillation adjustment register, control register 1, and
control register 2, stopping the output from the INTR pin and starting the output of 32.768-kHz clock pulses from
the 32KOUT pin.
(32KOUT output is disabled when CLKC pin is set to low.)
· The XSTP bit accepts only the writing of 0, which restarts the oscillation halt sensing circuit. Conversely, setting
the XSTP bit to 1 causes no event.
XSTP
Description
0
Sensing a normal condition of oscillation
1
Sensing a halt of oscillation
(Default setting)
相關(guān)PDF資料
PDF描述
RS5C348A-E2 Real-Time Clock
RS5C348B-E2 Real-Time Clock
RT1710B6 LVDS & LVPECL FPGA Terminator RoHS Compliant Parts Available
RT1710B7 LVDS & LVPECL FPGA Terminator RoHS Compliant Parts Available
RT1720B7 LVDS & LVPECL FPGA Terminator RoHS Compliant Parts Available
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RS5C338A-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION
RS5C348A 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-WIRE SERIAL INTERFACE
RS5C348A-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:Real-Time Clock
RS5C348B 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-WIRE SERIAL INTERFACE
RS5C348B-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:Real-Time Clock
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*