參數(shù)資料
型號(hào)： RS5C338A
廠商： RICOH COMPANY LTD
元件分類： XO, clock
英文描述： 3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION
中文描述： 0 TIMER(S), REAL TIME CLOCK, PDSO10
封裝： 6.40 X 3.50 MM, 1.25 MM HEIGHT, SSOP-10
文件頁(yè)數(shù)： 35/52頁(yè)
文件大?。?/td> 440K
代理商： RS5C338A
R
×
5C338A
32
3. Oscillation Halt Sensing and Supply Voltage Monitoring
The oscillation halt sensing circuit is configured to record a halt in the oscillation of 32.768-kHz clock pulses. The
supply voltage monitoring circuit is configured to record a drop in supply voltage below a threshold voltage of 2.1 or
1.6 volts. For these functions, the real-time clock has two flag bits (i.e. the XSTP bit for the former and the VDET bit
for the latter) in which 1 is set once and this setting is maintained until 0 is written.
When the XSTP bit is set to 1 for the oscillation halt sensing circuit, the VDET bit is reset to 0 for the supply voltage
monitoring circuit. The relationship between the XSTP and VDET bits is shown in the table below.
The Oscillation halt sensing circuit operates only when the CE pin is Low. The sensing result is maintained after
the CE pin changes from “L” to “H” (See “6.4 Connection of CE Pin”).
XSTP
VDET
Conditions of supply voltage and oscillation
0
0
No drop in supply voltage below threshold voltage and no halt in oscillation
0
1
Drop in supply voltage below threshold voltage and no halt in oscillation
1
*
Halt on oscillation
Supply voltage
Threshold voltage (2.1 or 1.6 volts)
Setting XSTP and
VDET bits to 0
Setting XSTP and
VDET bits to 0
Internal initialization
period
(1 to 2 seconds)
Setting VDET bit to 0
Oscillation by 32.768-kHz clock pulses
Normal voltage detector
Supply voltage monitoring (VDET)
Oscillation halt sensing (XSTP)
When the XSTP bit is set to 1 in the control register 2, the (0), F
6
to F
0
, WALE, DALE, 12/24, CLEN2, TEST, CT2,
CT1, CT0, VDSL, VDET, SCRATCH, CLEN1, CTFG, WAFG, and DAFG bits are reset to 0 in the oscillation
adjustment register, the control register 1, and the control register 2. When the CE pin is “H” at power on from 0
volts, the XSTP bit is undefined, and the above bits are undefined (See “6.4 Connection of CE Pin”). The XSTP bit is
also set to 1 at power-on from 0 volts. Note that the XSTP bit may be locked to 0 and the internal register broken
upon instantaneous power-down.
相關(guān)PDF資料
PDF描述
RS5C348A-E2 Real-Time Clock
RS5C348B-E2 Real-Time Clock
RT1710B6 LVDS & LVPECL FPGA Terminator RoHS Compliant Parts Available
RT1710B7 LVDS & LVPECL FPGA Terminator RoHS Compliant Parts Available
RT1720B7 LVDS & LVPECL FPGA Terminator RoHS Compliant Parts Available
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RS5C338A-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION
RS5C348A 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-WIRE SERIAL INTERFACE
RS5C348A-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:Real-Time Clock
RS5C348B 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-WIRE SERIAL INTERFACE
RS5C348B-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:Real-Time Clock
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*