- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384890 > RS5C338A-E2 (RICOH COMPANY LTD) DIODE ZENER SINGLE 500mW 2.4Vz 0.05mA-Izt 0.05 2uA-Ir 1 SOD-123 3K/REEL PDF資料下載
參數(shù)資料
| 型號： | RS5C338A-E2 |
| 廠商： | RICOH COMPANY LTD |
| 元件分類： | XO, clock |
| 英文描述： | DIODE ZENER SINGLE 500mW 2.4Vz 0.05mA-Izt 0.05 2uA-Ir 1 SOD-123 3K/REEL |
| 中文描述： | 0 TIMER(S), REAL TIME CLOCK, PDSO10 |
| 封裝： | 6.40 X 3.50 MM, 1.25 MM HEIGHT, SSOP-10 |
| 文件頁數(shù)： | 14/52頁 |
| 文件大小： | 440K |
| 代理商： | RS5C338A-E2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
11
R
×
5C338A
2.1-5 CT
2
, CT
1
, and CT
0
1) Pulse Mode : 2-Hz and 1-Hz clock pulses are output in synchronization with the increment of the second counter
as illustrated in the timing chart on the next page.
TEST
Description
0
Normal operation mode
1
Test mode
2.1-4 TEST
Test Bit
(Default setting)
The TEST bit is used only for testing in the factory and should normally be set to 0.
Periodic Interrupt Selection Bits
CT
2
CT
1
CT
0
Description
Waveform mode
Interrupt cycle and falling timing
0
0
0
—
Off (“H”)
0
0
1
—
Fixed at low (“L”)
0
1
0
Pulse Mode
2Hz (Duty cycle of 50%)
0
1
1
Pulse Mode
1Hz (Duty cycle of 50%)
1
0
0
Level Mode
Once per 1 second (Synchronized with second counter increment)
1
0
1
Level Mode
Once per minute (at 00 seconds of every minute)
1
1
0
Level Mode
Once per hour (at 00 minutes and 00 seconds of every hour)
1
1
1
Level Mode
Once per month (at 00 hours, 00 minutes, and 00 seconds of first day of every month)
(Default setting)
2.1-3 CLEN2
32-kHz Clock Output Bit 2
CLEN2
Description
0
Enabling the 32-kHz clock circuit
1
Disabling the 32-kHz clock circuit
(Default setting)
For the R
×
5C338A, setting the CLEN2 bit or the CLEN1 bit (D3 in the control register 2) to 0, and the CLKC pin to
high specifies generating clock pulses with the oscillation frequency of the 32.768-kHz crystal oscillator for output
from the 32KOUT pin. Conversely, setting both the CLEN1 and the CLEN2 bit to 1 or CLKC pin to low specifies
disabling (“L”) such output.
相關PDF資料 |
PDF描述 |
|---|---|
| RS5C338A | 3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION |
| RS5C348A-E2 | Real-Time Clock |
| RS5C348B-E2 | Real-Time Clock |
| RT1710B6 | LVDS & LVPECL FPGA Terminator RoHS Compliant Parts Available |
| RT1710B7 | LVDS & LVPECL FPGA Terminator RoHS Compliant Parts Available |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| RS5C348A | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-WIRE SERIAL INTERFACE |
| RS5C348A-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:Real-Time Clock |
| RS5C348B | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-WIRE SERIAL INTERFACE |
| RS5C348B-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:Real-Time Clock |
| RS5C372A | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:I2C bus SERIAL INTERFACE REAL-TIME CLOCK ICs |
發(fā)布緊急采購，3分鐘左右您將得到回復。