參數(shù)資料
型號： RH8053GC025512
英文描述： Microprocessor
中文描述： 微處理器
文件頁數(shù)： 40/81頁
文件大小： 598K
代理商： RH8053GC025512
Mobile Intel
Celeron Processor (0.18μ) in BGA2 and Micro-PGA2 Packages
Datasheet
Order Number#249563-001
40
4.
System Signal Simulations
Many scenarios have been simulated to generate a set of GTL+ processor system bus layout
guidelines, which are available in the
Mobile Pentium
III
Processor GTL+ System Bus Layout
Guideline.
Systems must be simulated using the IBIS model to determine if they are compliant
with this specification.
4.1
System Bus Clock (BCLK) and PICCLK AC Signal
Quality Specifications
Table 22 and Figure 15 show the signal quality for the system bus clock (BCLK) signal, and
Table 23 and Figure 15 show the signal quality for the APIC bus clock (PICCLK) signal at the
processor. BCLK and PICCLK are 2.5V clocks.
Table 22. BCLK Signal Quality Specifications
Symbol
Parameter
Min
Max Unit
Figure
Notes
V1
V
IL,BCLK
0.5
V
Figure 15
Note 1
V2
V
IH,BCLK
2.0
V
Figure 15
Note 1
V3
V
IN
Absolute Voltage Range
-0.7
3.5
V
Figure 15
Undershoot/Overshoot,
Note 2
V4
BCLK Rising Edge Ringback
2.0
V
Figure 15
Absolute Value, Note 3
V5
NOTES:
1.
2.
BCLK Falling Edge Ringback
0.5
V
Figure 15
Absolute Value, Note 3
The clock must rise/fall monotonically between V
IL,BCLK
and V
IH,BCLK
.
These specifications apply only when BCLK is running, see Table 12 for the DC specifications for when
BCLK is stopped. BCLK may not be above V
IH,BCLK,max
or below V
IL,BCLK,min
for more than 50% of the
clock cycle.
The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute
voltage the BCLK signal can go to after passing the V
IH,BCLK
(rising) or V
IL,BCLK
(falling) voltage limits.
3.
Table 23. PICCLK Signal Quality Specifications
Symbol
Parameter
Min Max Unit Figure
Notes
V1
V
IL25
0.7
V
Figure 15 Note 1
V2
V
IH25
2.0
V
Figure 15 Note 1
V3
V
IN
Absolute Voltage Range
-0.7 3.5
V
Figure 15 Undershoot,Overshoot, Note 2
V4
PICCLK Rising Edge Ringback
2.0
V
Figure 15 Absolute Value, Note 3
V5
NOTES:
1.
2.
PICCLK Falling Edge Ringback
0.7
V
Figure 15 Absolute Value, Note 3
The clock must rise/fall monotonically between V
IL25
and V
IH25
.
These specifications apply only when PICCLK is running, see Table 12 for the DC specifications for when
PICCLK is stopped. PICCLK may not be above V
IH25,max
or below V
IL25,min
for more than 50% of the clock
cycle.
The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute
voltage the PICCLK signal can go to after passing the V
IH25
(rising) or V
IL25
(falling) voltage limits.
3.
相關(guān)PDF資料
PDF描述
RH8053GC029512 Microprocessor
RH8053GC033512 Microprocessor
BXYP14 BXYP14 - Waraktor
BXYP26 Octal D-type flip flop with clear
BXYP42 Quad 2-input OR gate
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RH80554RC009512 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
RH80554RC021512 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述:
RH9711 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin
RH9731 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin
RH9731U 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*