參數(shù)資料
型號(hào)： RH8053GC025512
英文描述： Microprocessor
中文描述： 微處理器
文件頁(yè)數(shù)： 29/81頁(yè)
文件大?。?/td> 598K
代理商： RH8053GC025512
Mobile Intel
Celeron Processor (0.18μ) in BGA2 and Micro-PGA2 Packages
Order Number#249563-001
Datasheet
29
Table 15. GTL+ Signal Groups AC Specifications
1
R
TT
=
56
internally
terminated to
V
CCT
;
V
REF
=
2
/
3
V
CCT
; load = 0 pF;
T
J
= 0°C to 100°C; V
CC
= 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV; V
CCT
= 1.50V ±115 mV
Symbol
Parameter
Min
Max
Unit
Figure
Notes
T7
GTL+ Output Valid Delay
0.2
2.7
3.4
ns
Figure 7
Note 6
Note 7
T8
GTL+ Input Setup Time
1.2
ns
Figure 8
Notes 2, 3
T9
GTL+ Input Hold Time
0.80
1.2
ns
Figure 8
Note 4, 6
Note 7
T10
RESET# Pulse Width
1.0
ms
Figure 9,
Figure 10
Note 5
NOTES:
1.
All AC timings for GTL+ signals are referenced to the BCLK rising edge at 1.25V. All GTL+ signals are
referenced at V
REF
.
RESET# can be asserted (active) asynchronously, but must be deasserted synchronously.
Specification is for a minimum 0.40V swing.
Specification is for a maximum 1.0V swing.
After V
CC
, V
CCT
, and BCLK become stable and PWRGOOD is asserted.
Applies to all core Vcc other than 1.10V
Applies only to core Vcc = 1.10V
2.
3.
4.
5.
6.
7.
Table 16. CMOS and Open-drain Signal Groups AC Specifications
1, 2
T
J
= 0°C to 100°C; V
CC
= 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV; V
CCT
= 1.50V ±115 mV
Symbol Parameter
Min Max Unit
Figure
Notes
T14
1.5V Input Pulse Width, except PWRGOOD and
LINT[1:0]
2
BCLKs Figure 7
Active and
Inactive states
T14B
LINT[1:0] Input Pulse Width
6
BCLKs Figure 7
Note 3
T15
NOTES:
1.
PWRGOOD Inactive Pulse Width
10
BCLKs Figure 10 Notes 4, 5
All AC timings for CMOS and Open-drain signals are referenced to the BCLK rising edge at 1.25V. All
CMOS and Open-drain signals are referenced at 0.75V.
Minimum output pulse width on CMOS outputs is 2 BCLKs.
This specification only applies when the APIC is enabled and the LINT1 or LINT0 signal is configured as
an edge triggered interrupt with fixed delivery, otherwise specification T14 applies.
When driven inactive, or after V
, V
and BCLK become stable. PWRGOOD must remain below V
from Table 12 until all the voltage planes meet the voltage tolerance specifications in Table 9 and BCLK
has met the BCLK AC specifications in Table 13 for at least 10 clock cycles. PWRGOOD must rise glitch-
free and monotonically to 2.5V.
If the BCLK Settling Time specification (T60) can be guaranteed at power-on reset then the PWRGOOD
Inactive Pulse Width specification (T15) is waived and BCLK may start after PWRGOOD is asserted.
PWRGOOD must still remain below V
IL25,max
until all the voltage planes meet the voltage tolerance
specifications.
2.
3.
4.
5.
相關(guān)PDF資料
PDF描述
RH8053GC029512 Microprocessor
RH8053GC033512 Microprocessor
BXYP14 BXYP14 - Waraktor
BXYP26 Octal D-type flip flop with clear
BXYP42 Quad 2-input OR gate
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RH80554RC009512 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
RH80554RC021512 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述:
RH9711 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin
RH9731 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin
RH9731U 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*