- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384875 > R2033K-E2 (RICOH COMPANY LTD) 3 wire interface Real-Time Clock ICs PDF資料下載
參數(shù)資料
| 型號： | R2033K-E2 |
| 廠商： | RICOH COMPANY LTD |
| 元件分類： | XO, clock |
| 英文描述： | 3 wire interface Real-Time Clock ICs |
| 中文描述： | 0 TIMER(S), REAL TIME CLOCK, QCC12 |
| 封裝： | 2 X 2 MM, 1 MM HEIGHT, FFP-12 |
| 文件頁數(shù)： | 16/50頁 |
| 文件大?。?/td> | 542K |
| 代理商： | R2033K-E2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
R2033K/T
(5)
CLEN1
16
32kHz Clock Output Bit 1
CLEN1
0
1
Description
Enabling the 32-kHz clock circuit
Disabling the 32-kHz clock circuit
(Default)
Setting the CLEN1 bit or the CLEN2 bit (D4 in the control register 1) to 0, and the CLKC pin to high
specifies generating clock pulses with the oscillation frequency of the 32.768-kHz crystal oscillator for
output from the 32KOUT pin. Conversely, setting both the CLEN1 and CLEN2 bit to 1 or CLKC pin to
low specifies disabling (”L”) such output.
(6) CTFG
Periodic Interrupt Flag Bit
CTFG
0
Periodic interrupt output = “H”
1
Periodic interrupt output = “L”
The CTFG bit is set to 1 when the periodic interrupt signals are output from the INTR pin (“L”). The
CTFG bit accepts only the writing of 0 in the level mode, which disables (“H”) the INTR pin until it is
enabled (“L”) again in the next interrupt cycle. Conversely, setting the CTFG bit to 1 causes no event.
(7) WAFG,DAFG
Alarm_W Flag Bit and Alarm_D Flag Bit
WAFG,DAFG
0
Indicating a mismatch between current time and preset alarm time
1
Indicating a match between current time and preset alarm time
The WAFG and DAFG bits are valid only when the WALE and DALE have the setting of 1, which is caused
approximately 61
μ
s after any match between current time and preset alarm time specified by the Alarm_W
registers and the Alarm_D registers. The WAFG (DAFG) bit accepts only the writing of 0. INTR pin
outputs off (“H”) when this bit is set to 0. And INTR pin outputs “L” again at the next preset alarm time.
Conversely, setting the WAFG and DAFG bits to 1 causes no event. The WAFG and DAFG bits will have
the reading of 0 when the alarm interrupt circuit is disabled with the WALE and DALE bits set to 0. The
settings of the WAFG and DAFG bits are synchronized with the output of the INTR pin as shown in the
timing chart below.
Approx. 61
μ
s
Description
(Default)
Description
(Default)
INTR Pin
Writing of 0 to
WAFG(DAFG) bit
WAFG(DAFG) Bit
(Match between
current time and
preset alarm time)
Approx. 61
μ
s
Writing of 0 to
WAFG(DAFG) bit
(Match between
current time and
preset alarm time)
(Match between
current time and
preset alarm time)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| R2033T | 3 wire interface Real-Time Clock ICs |
| R2043T | 4-wire Serial Interface |
| R2043T-E2 | 4-wire Serial Interface |
| R2043K | 4-wire Serial Interface |
| R2043K-E2 | 4-wire Serial Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| R2033T | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3 wire interface Real-Time Clock ICs |
| R2033T-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3 wire interface Real-Time Clock ICs |
| R203426000 | 功能描述:RF 連接器 SSMB(M) STR NA PCB RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型: |
| R203426000W | 功能描述:RF 連接器 EMB DR CI RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型: |
| R203553000 | 功能描述:RF 連接器 SSMB(M) STR BH SP RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。