參數(shù)資料
型號(hào)： QL82SD-PS484
廠商： Electronic Theatre Controls, Inc.
英文描述： 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
中文描述： 10高速總線LVDS串行鏈路的帶寬高達(dá)5Gbps的
文件頁(yè)數(shù)： 41/60頁(yè)
文件大小： 3838K
代理商： QL82SD-PS484
2002 QuickLogic Corporation
QL82SD Device Data Sheet Rev C
Preliminary
41
www.quicklogic.com
I/O Cell Structure
I/O Cell Structure General Description
The QuickSD device features a variety of distinct I/O pins to maximize performance,
functionality, and flexibility with bi-directional I/O pins and input-only pins. All input and I/O
pins are 2.5 V and 3.3 V tolerant and comply with the specific I/O standard selected. The
outputs swing from Vss to VCCIO (0 V to 3.3 V ± 10%). The VCCIO pins must be tied to
a 3.3 V supply to provide 3.3 V compliance.
If 3.3 V compliance is not required, then these pins must be tied to the 2.5 V supply.
Table 33
summarizes the I/O specifications that are supported.
As designs become more complex and requirements more stringent, varying I/O standards
are developing for specific applications. I/O standards for processors, memories and various
bus applications have become common place and a requirement for many systems. In
addition, I/O timing has become a greater issue with specific requirements for setup, hold,
clock to out, and switching times.
The QuickSD device has addressed these changing system requirements. The QuickSD
device includes a completely new I/O cell which consists of programmable I/Os as well as a
new cell structure consisting of three registers: input, output and output enable. The QuickSD
device offers banks of programmable I/O that addresses many of the new bus standards that
are popular today. In addition, the input register addresses the setup time, the output register
addresses clock-to-out time, and the OE register addresses the switching time from high
impedance to a given value.
Figure 51
shows the QuickSD device I/O cell.
Table 33: Supported I/O Specifications
/O Standard Reference Voltage Output Voltage
Application
LVTTL
n/a
3.3
general purpose
LVCMOS2
n/a
2.5
general purpose
PCI
n/a
3.3
PCI bus applications
GTL+
1
n/a
high speed bus - Pentium Pro
SSTL3
1.5
3.3
memory bus - Hitachi, IBM
SSTL2
1.25
2.5
memory bus - Hitachi, IBM
相關(guān)PDF資料
PDF描述
QL82SD-PT280 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD QuickSD ESP Family Programmable High-Speed Serial Interface Devices(QuickSD ESP系列可編程高速串行接口器件)
QL81SD QuickSD ESP Family Programmable High-Speed Serial Interface Devices(QuickSD ESP系列可編程高速串行接口器件)
QL84SD QuickSD ESP Family Programmable High-Speed Serial Interface Devices(QuickSD ESP系列可編程高速串行接口器件)
QL8X12-1PL44M Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL82SD-PT280 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL8325 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL8325-8PS484C-5192 制造商:QuickLogic Corporation 功能描述:
QL8325-8PS484C-5995 制造商:QuickLogic Corporation 功能描述:
QL85D6SA 制造商:ROITHNER 制造商全稱:ROITHNER 功能描述:Infrared Laser Diode
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*