參數(shù)資料
型號(hào): PXASCC
廠商: NXP Semiconductors N.V.
英文描述: CMOS 16-bit communications microcontroller(CMOS 16位通信微控制器)
中文描述: 的CMOS 16位微控制器通信的CMOS(16位通信微控制器)
文件頁(yè)數(shù): 31/42頁(yè)
文件大?。?/td> 229K
代理商: PXASCC
Philips Semiconductors
Preliminary specification
XA-SCC
CMOS 16-bit communications microcontroller
1999 Mar 29
31
4. To meet hold time, EDO DRAM drives data onto the bus until OE rises, or until a new falling edge of CAS.
5.
WARNING: ClkOut is specified at 40pF max
. More than 40pf on ClkOut may significantly degrade the ClkOut waveform. Load capacitance
for all outputs (except ClkOut) = 80pF.
6. Not all combinations of bus timing configuration values result in valid bus cycles. Please refer to the XA-SCC User Manualfor details.
7. When code is being fetched on the external bus, a burst mode fetch is used. This burst can be from 2 to 16 bytes long. On a 16 bit bus,
A3–A1 are incremented for each new word of the burst. On an 8 bit bus, A3–A0 are incremented for each new byte of the burst code fetch.
8. t
is specified as the minimum high time (thus inactive) on each of the 5 individual CS_RAS[5:1] pins when such pin is programmed in the
memory controller to service DRAM. The number of CClks (system clocks) in t
RP
is programmable, and is represented by n in the t
RP
equation in the AC tables. Regardless of what value is programmed into the control register, n will never be less than 2 clocks. Thus at
30MHz system clock, the minimum value for RAS precharge is t
RP
= ((2 * t
C
) –16) = ((2 * 33.33) – 16) = 50.6ns. As the system clock
frequency F
C
, is slowed down, t
C
(system clock period) of course becomes greater, and thus t
RP
becomes greater.
9. The MIN value for this parameter is guaranteed by design and is not tested in production to the specified limit. In those cases where a
maximum value is specified in the table for this parameter, it is tested.
相關(guān)PDF資料
PDF描述
PXASCCKFBE CMOS 16-bit communications microcontroller
PXB9202 ?Broadband Communication Controller
PXC2081 480CH 8bit TFT LCD Source Driver with mini-LVDS interface
PXC2081COF 480CH 8bit TFT LCD Source Driver with mini-LVDS interface
PXC2081TCP 480CH 8bit TFT LCD Source Driver with mini-LVDS interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PXASCCKFBE 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS 16-bit communications microcontroller
PXB 4210 EL V1.2-G 制造商:Lantiq 功能描述:LTQPXB 4210 EL V1.2-G LQ000001141_GRX288
PXB 4219 E V3.4 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:否 類(lèi)別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
PXB 4220 E V3.4-G 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:是 類(lèi)別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
PXB 4221 E V3.4-G 功能描述:IC ATM/IP INTERWORKING BGA-256 RoHS:是 類(lèi)別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝