- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224860 > PT7A4410 PWM Waveform Generator Accelerator Verilog Module PDF資料下載
參數(shù)資料
| 型號： | PT7A4410 |
| 英文描述： | PWM Waveform Generator Accelerator Verilog Module |
| 中文描述： | T1/E1/OC3系統(tǒng)同步？ |
| 文件頁數(shù)： | 32/34頁 |
| 文件大?。?/td> | 306K |
| 代理商： | PT7A4410 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Data Sheet
PT7A4402B/4402L
T1/E1 System Synchronizer
PT0100(08/02)
Ver:0
7
Functional Description
Overall Operation
The PT7A4402B/4402L is a multitrunk synchronizer that pro-
vides the clock and frame signals for T1 and E1 primary rate
digital transmission links.
It basically consists of the Clock Generator, Mode/State Con-
trol Machine, Time Interval Error (TIE) Corrector, Digital Phase-
Locked Loop (DPLL), Input Impairment Monitor and Output
Interface Circuit.
The DPLL circuit provides synchronization of the output sig-
nals with any given input reference signal, and the TIE circuit
ensures phase continuity whenever the input reference signal
source is changed.
Referring to the block diagram on Page 3, the detailed func-
tions of the PT7A4402B/4402L are described as follows.
Master Clock
The PT7A4402B/4402L uses either an external clock source
or an external crystal and a few discrete components with its
internal oscillator as the master clock.
Reference Select MUX
The PT7A4402B/4402L accepts two independent reference
signals, the primary reference and secondary reference. Either
one of them is selected by the Reference Select MUX circuit
and sent to the TIE circuit. The selection is decided according
to the availability and quality of the reference signals, the
mode operation, and State. Refer to Tables 3, 6 and 7.
Feedback Frequency Select MUX
The feedback frequency is selected by FS1 and FS2 (as shown
in Table 3) to match the particular incoming reference fre-
quency (1.544MHz, 2.048MHz or 8kHz). A reset (RST) must
be performed after every frequency select input change.
Table 3. Feedback Frequency Selection
Time Interval Error (TIE) Corrector
The purpose of the TIE corrector is to allow the phase of the
output signals to be constant while switching between two
mutually incoherent reference signal input sources. Whenever
a new input reference signal is selected, the TIE corrector mea-
sures the phase difference between it and the feedback signal
and aligns them using a variable delay circuit. Thus, the TIE
Corrector output a virtual reference input signal for the DPLL
that has the same phase as it had for the previous reference
signal input source. Thus, the PT7A4402B/4402L provides a
totally seamless (“glitch-free”) transition from one reference
signal to another. The TIE Corrector diagram is shown in Fig-
ure 3.
2
S
F2
S
F 2
S
F 2
S
F2
S
F1
S
F1
S
F 1
S
F 1
S
F1
S
Fy
c
n
e
u
q
e
r
F
t
u
p
n
Iy
c
n
e
u
q
e
r
F
t
u
p
n
I
y
c
n
e
u
q
e
r
F
t
u
p
n
I
y
c
n
e
u
q
e
r
F
t
u
p
n
Iy
c
n
e
u
q
e
r
F
t
u
p
n
I
00
d
e
v
r
e
s
e
R
01
z
H
k
8
10
z
H
M
4
5
.
1
11
z
H
M
8
4
0
.
2
Figure 3. TIE Corrector
Comparing
Circuit
Programmable
Delay
Circuit
PRI or SEC
From
Select MUX
Delay Value
Virtual Reference
Signal
To DPLL
Feedback Signal
From
Frequency Select MUX
TCLR
TIE Corrector Enable
From
Mode/State Machine
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PT7A4410L | Incremental Encoder Interface Accelerator Verilog Module |
| PT7A5020 | Power Diagnostics Function Accelerator Verilog Module |
| PT7A6525 | Reference design kit featuring a High Power Class D Audio Power Amplifier |
| PT7A6525L | 60V Single N-Channel HEXFET Power MOSFET in a TO-247AC package |
| PT7A6526 | 50V Fast Recovery Diode in a DO-203AB (DO-5) package |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PT7A4410J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:T1/E1/OC3 System Synchronizer |
| PT7A4410L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:T1/E1/OC3 System Synchronizer |
| PT7A4410LJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:T1/E1/OC3 System Synchronizer |
| PT7A5020 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2048 Ports Non-Blocking Time-Slot Switch? |
| PT7A6525 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual-channel Protocol Controller? | User＇s manual for PT7A6525(6) demo system in DMA mode?(PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。