參數(shù)資料
型號(hào)： PSD703S5
英文描述： Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入)
中文描述： 現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備具有監(jiān)督職能（可編程邏輯，4K的位的SRAM，27余個(gè)可編程輸入/輸出，通用PLD的有66個(gè)輸入）
文件頁(yè)數(shù)： 32/104頁(yè)
文件大?。?/td> 515K
代理商： PSD703S5
PSD7XX Family
13-32
Bus Interface
(cont.)
80C251
The Intel 80C251 microcontroller features a user-configurable bus interface with four
possible bus configurations as shown in Table 19.
Configuration
80C251
Read/Write
Pins
Connecting
to PSD7XXE1
Pins
Page Mode
1
WR
RD
PSEN
CNTL0
CNTL1
CNTL2
Non-Page Mode, 80C31 compatible
A
[
7:0
]
multiplex with D
[
7:0
}
2
WR
PSEN only
CNTL0
CNTL1
Non-Page Mode
A
[
7:0
]
multiplex with D
[
7:0
}
3
WR
PSEN only
CNTL0
CNTL1
Page Mode
A
[
15:8
]
multiplex with D
[
7:0
}
4
WR
RD
PSEN
CNTL0
CNTL1
CNTL2
Page Mode
A
[
15:8
]
multiplex with D
[
7:0
}
Table 19. 80C251 Configurations
Configuration 1 is 80C31 compatible. The bus interface to the PSD7XX is identical to that
shown in Figure 13. Configurations 2 and 3 have the same bus connection as shown in
Figure 19 . There is only one read input (PSEN) connected to the CNTL1 pin on the
PSD7XX. The A16 connection to the PA0 pin allows for a larger address input to the
PSD7XX. Configuration 4 is shown in Figure 20. The RD signal is connected to CNTL 1 and
the PSEN signal is connected to the CNTL2.
The 80C251 has two major operating modes: Page Mode and Non-Page Mode. In
Non-Page Mode, the data is multiplexed with the lower address byte. The ALE is active in
every bus cycle. In Page Mode, data D[7:0] is multiplexed with address A[15:8]. In a bus
cycle where there is a Page hit, the ALE signal is not active and only addresses A[7:0]
are changing. The PSD7XX supports both modes. In Page Mode, the PSD bus timing is
identical to Non-Page Mode except the address hold time and setup time with respect to
ALE is not required. The PSD7XX access time is measured from address A[7:0] valid to
data in valid.
Upon power up the 80C251 accesses data at addresses FFF8h and FFF9h where the bus
configuration bytes reside. After the configuration register is set, the 80C251 starts
executing codes from location 0000h. The 7th EPROM block in the PSD7XX has two chip
selects, ES7A and ES7B. The second chip select, (ES7B) can be defined to occupy the
configuration byte locations while ES7A is assigned to a different memory space.
相關(guān)PDF資料
PDF描述
PSD701S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入)
PSD702S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入)
PSD711S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入)
PSD712S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入)
PSD713S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD705 制造商:PACELEADER 制造商全稱:PACELEADER INDUSTRIAL 功能描述:SURFACE MOUNT SCHOTTKY BARRIER DIODES
PSD706 制造商:PACELEADER 制造商全稱:PACELEADER INDUSTRIAL 功能描述:SURFACE MOUNT SCHOTTKY BARRIER DIODES
PSD711S5-15L 制造商:WSI 功能描述:
PSD711S5-70L 制造商:WSI 功能描述:
PSD712S5-15L 制造商:WSI 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*