參數資料
| 型號： | PPC5604BCLL64 |
| 廠商： | Freescale Semiconductor |
| 文件頁數： | 7/109頁 |
| 文件大?。?/td> | 0K |
| 描述： | MCU 32BIT 512K 64MHZ |
| 標準包裝： | 90 |
| 系列： | MPC56xx Qorivva |
| 核心處理器： | e200z0h |
| 芯體尺寸： | 32-位 |
| 速度： | 64MHz |
| 連通性： | CAN，I²C，LIN，SCI，SPI |
| 外圍設備： | POR，PWM，WDT |
| 輸入/輸出數： | 79 |
| 程序存儲器容量： | 512KB（512K x 8） |
| 程序存儲器類型： | 閃存 |
| EEPROM 大?。?/td> | 4K x 16 |
| RAM 容量： | 32K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 數據轉換器： | A/D 28x10b |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 100-LQFP |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁
MPC5604B/C Microcontroller Data Sheet, Rev. 11.1
Document revision history
Freescale Semiconductor
104
9
16 June 2011
Formatting and minor editorial changes throughout
Harmonized oscillator nomenclature
Removed all instances of note “All 64 LQFP information is indicative and must be
confirmed during silicon validation.”
Device comparison table: changed temperature value in footnote 2 from 105 °C to 125 °C
MPC560xB LQFP 64-pin configuration and MPC560xC LQFP 64-pin configuration:
renamed pin 6 from VPP_TEST to VSS_HV
Removed “Pin Muxing” section; added sections “Pad configuration during reset phases”,
“Voltage supply pins”, “Pad types”, “System pins,” “Functional ports”, and “Nexus 2+
pins”
Section “NVUSRO register”: edited content to separate configuration into electrical
parameters and digital functionality; updated footnote describing default value of ‘1’ in
field descriptions NVUSRO[PAD3V5V] and NVUSRO[OSCILLATOR_MARGIN]
Added section “NVUSRO[WATCHDOG_EN] field description”
Recommended operating conditions (3.3 V) and Recommended operating conditions
(5.0 V): updated conditions for ambient and junction temperature characteristics
I/O input DC electrical characteristics: updated ILKG characteristics
Section “I/O pad current specification”: removed content referencing the IDYNSEG
maximum value
I/O consumption: replaced instances of “Root medium square” with “Root mean square”
I/O weight: replaced instances of bit “SRE” with “SRC”; added pads PH[9] and PH[10];
added supply segments; removed weight values in 64-pin LQFP for pads that do not
exist in that package
Reset electrical characteristics: updated parameter classification for |IWPU|
Updated Voltage regulator electrical characteristics
Section “Low voltage detector electrical characteristics”: changed title (was “Voltage
monitor electrical characteristics”); added event status flag names found in RGM
chapter of device reference manual to POR module and LVD descriptions; replaced
instances of “Low voltage monitor” with “Low voltage detector”; updated values for
VLVDLVBKPL and VLVDLVCORL; replaced “LVD_DIGBKP” with “LVDLVBKP” in note
Updated section “Power consumption”
Fast external crystal oscillator (4 to 16 MHz) electrical characteristics: updated parameter
classification for VFXOSCOP
Crystal oscillator and resonator connection scheme: added footnote about possibility of
adding a series resistor
Slow external crystal oscillator (32 kHz) electrical characteristics: updated footnote 1
FMPLL electrical characteristics: added short term jitter characteristics; inserted “—” in
empty min value cell of tlock row
Section “Input impedance and ADC accuracy”: changed “VA/VA2” to “VA2/VA” in
Equation 11
ADC input leakage current: updated ILKG characteristics
ADC conversion characteristics: updated symbols
On-chip peripherals current consumption: changed “supply current on “VDD_HV_ADC” to
“supply current on” VDD_HV” in IDD_HV(FLASH) row; updated IDD_HV(PLL) value—was
3*fperiph, is 30 * fperiph; updated footnotes
DSPI characteristics: added rows tPCSC and tPASC
Added DSPI PCS strobe (PCSS) timing diagram
Table 49. Revision history (continued)
Revision
Date
Description of Changes
相關PDF資料 |
PDF描述 |
|---|---|
| PPC5606BCLU64 | MCU 32BIT 1M 64MHZ |
| PPC8309VMAGDCA | MPU POWERQUICC II PRO 489-MAP |
| PS302CSA | IC SWITCH SPST 8SOIC |
| PS321CPA | IC SWITCH DUAL SPST 8DIP |
| PS323CUAEX | IC ANLG SW SPST DUAL NO 8-MSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PPC5604BCLQ64 | 制造商:Freescale Semiconductor 功能描述:BOL 512K 3 CAN 64MHZ - Bulk |
| PPC5604BECLQ | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| PPC5604BECLU | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| PPC5604BECMG | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| PPC5604BEF1MLL | 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。