
PNX1300/01/02/11 Data Book
Philips Semiconductors
1-18
PRELIMINARY SPECIFICATION
1.9.7.10
SDRAM interface timing for PNX1300/01/02/11 speed grades.
Notes:
1. For best high speed SDRAM operation, 50-ohm matched PCB traces are recommended for all MM_xxx signals.
Use 27-33 ohm series terminator resistors close to PNX1300/01/02/11 in the MM_CLK0 and MM_CLK1 line only.
2. Equal load circuit.
MM_CLK0
and
MM_CLK1
are matched output buffers.
3. The center of the two rising edges on
MM_CLK0
,
MM_CLK1
are used as the clock reference point.
Propagation delay guarantee is defined from 50% point of clock edge to 50% level on D/A/C.
Output hold time guarantee is defined from 50% point of clock edge to 50% level on D/A/C.
4.
MM_CLK0
is used as a reference clock.
Input setup time requirement is defined as data value 50% complete to 50% level on clock.
Input hold time requirement is defined as minimum time from 50% level on clock to 50% change on data.
1.9.7.11
PCI Bus timing
The following specifications meet the PCI Specifications, Rev. 2.1 for 33-MHz bus operation.
Notes:
1. See the timing measurement conditions in
Figure 1-4
.
2. Minimum times are measured at the package pin with the load circuit shown in
Figure 1-8
. Maximum times are measured
with the load circuit shown in
Figure 1-6
and
Figure 1-7
.
3.
REG#
and
GNT#
are point-to-point signals and have different input setup times. All other signals are bused.
4. See the timing measurement conditions in
Figure 1-5
.
5.
RST#
is asserted and de-asserted asynchronously with respect to CLK.
6. All output drivers are floated when
RST#
is active.
7. For the purpose of Active/Float timing measurements, the Hi-Z or
‘
off
’
state is defined to be when the total current delivered
through the component pin is less than or equal to the leakage current specification.
PNX1300
143
PNX1301
166
PNX1301
180
PNX1311
166
PNX1302
200
N
o
t
e
s
Symbol
Parameter
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Units
f
SDRAM
T
CS
T
PD
T
OH
T
SU
T
IH
MM_CLK frequency
143
166
166
166
183
MHz
1
Skew between MM_CLK0, CLK1
0.05
0.05
0.05
0.05
0.05
ns
2
Propagation delay of data, address, control
4.7
4.2
4.2
4.2
3.7
ns
3
Output hold time of data, address and control
1.5
1.5
1.5
1.5
1.5
ns
3
Input data setup time
0
0
0
0
0
ns
4
Input data hold time
2.0
1.5
1.5
1.5
1.5
ns
4
Symbol
Parameter
Min.
Max
Units
Notes
T
val-PCI (Bus)
T
val-PCI (ptp)
T
on-PCI
T
Off-PCI
T
su-PCI
T
su-PCI (ptp)
T
h-PCI
T
rst-PCI
T
rst-clk-PCI
T
rst-off-PCI
Clk to signal valid delay, bused signals
2
11
ns
1,2,3
Clk to signal valid delay, point-to-point signals
2
12
ns
1,2,3
Float to active delay
2
ns
1
Active to float delay
28
ns
1,7
Input setup time to CLK - bused signals
7
ns
3,4
Input setup time to CLK - point-to-point signals
12
ns
3,4
Input hold time from CLK
0.2
1
1
1. PCI Clock skew between two PCI devices must be lower than 1.8ns instead of the 2 ns as specified in PCI
2.1 specification
ns
4
Reset active time after power stable
ms
5
Reset active time after CLK stable
100
μ
s
5
Reset active to output float delay
40
ns
5,6,7