參數(shù)資料
型號: PIC12F1822-I/P
廠商: Microchip Technology
文件頁數(shù): 52/109頁
文件大?。?/td> 0K
描述: IC MCU 8BIT FLASH 8PDIP
產(chǎn)品培訓模塊: 8-bit PIC® Microcontroller Portfolio
標準包裝: 60
系列: PIC® XLP™ 12F
核心處理器: PIC
芯體尺寸: 8-位
速度: 32MHz
連通性: I²C,LIN,SPI,UART/USART
外圍設(shè)備: 欠壓檢測/復位,POR,PWM,WDT
輸入/輸出數(shù): 6
程序存儲器容量: 3.5KB(2K x 14)
程序存儲器類型: 閃存
EEPROM 大?。?/td> 256 x 8
RAM 容量: 128 x 8
電壓 - 電源 (Vcc/Vdd): 1.8 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 4x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 8-DIP(0.300",7.62mm)
包裝: 管件
238
7674F–AVR–09/09
ATmega164P/324P/644P
19.9.4
TWDR – TWI Data Register
In Transmit mode, TWDR contains the next byte to be transmitted. In Receive mode, the TWDR
contains the last byte received. It is writable while the TWI is not in the process of shifting a byte.
This occurs when the TWI Interrupt Flag (TWINT) is set by hardware. Note that the Data Regis-
ter cannot be initialized by the user before the first interrupt occurs. The data in TWDR remains
stable as long as TWINT is set. While data is shifted out, data on the bus is simultaneously
shifted in. TWDR always contains the last byte present on the bus, except after a wake up from
a sleep mode by the TWI interrupt. In this case, the contents of TWDR is undefined. In the case
of a lost bus arbitration, no data is lost in the transition from Master to Slave. Handling of the
ACK bit is controlled automatically by the TWI logic, the CPU cannot access the ACK bit directly.
Bits 7:0 – TWD: TWI Data Register
These eight bits constitute the next data byte to be transmitted, or the latest data byte received
on the 2-wire Serial Bus.
19.9.5
TWAR – TWI (Slave) Address Register
The TWAR should be loaded with the 7-bit Slave address (in the seven most significant bits of
TWAR) to which the TWI will respond when programmed as a Slave Transmitter or Receiver,
and not needed in the Master modes. In multimaster systems, TWAR must be set in masters
which can be addressed as Slaves by other Masters.
The LSB of TWAR is used to enable recognition of the general call address (0x00). There is an
associated address comparator that looks for the slave address (or general call address if
enabled) in the received serial address. If a match is found, an interrupt request is generated.
Bits 7:1 – TWA: TWI (Slave) Address Register
These seven bits constitute the slave address of the TWI unit.
Bit 0 – TWGCE: TWI General Call Recognition Enable Bit
If set, this bit enables the recognition of a General Call given over the 2-wire Serial Bus.
19.9.6
TWAMR – TWI (Slave) Address Mask Register
Bits 7:1 – TWAM: TWI Address Mask
Bit
76543210
TWD7
TWD6
TWD5
TWD4
TWD3
TWD2
TWD1
TWD0
TWDR
Read/Write
R/W
Initial Value
11111111
Bit
76543210
TWA6
TWA5
TWA4
TWA3
TWA2
TWA1
TWA0
TWGCE
TWAR
Read/Write
R/W
Initial Value
11111110
Bit
76543210
TWAM[6:0]
TWAMR
Read/Write
R/W
R
Initial Value
00000000
相關(guān)PDF資料
PDF描述
PIC12F1822-I/MF IC MCU 8BIT FLASH 8DFN
PIC18LC452T-I/L IC MCU OTP 16KX16 A/D 44PLCC
PIC17LC43T-08I/L IC MCU OTP 4KX16 PWM 44PLCC
PIC12F629-I/P IC MCU CMOS FLASH-BASE 8BIT 8DIP
PIC12F675-I/SN IC MCU CMOS FLSH-BASE 8BIT 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC12F1822T-E/SN 制造商:Microchip Technology Inc 功能描述:PIC12F Series 128 B RAM 3.5 kB Flash 8-Bit CMOS Microcontroller - SOIC-8
PIC12F1822T-I/MF 功能描述:8位微控制器 -MCU 3.5KB 128B RAM 32MHz RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
PIC12F1822T-I/SN 功能描述:8位微控制器 -MCU 3.5KB 128B RAM 32MHz Int. Osc 6 I/0 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
PIC12F1822T-I/SS 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-Pin Flash Microcontrollers with nanoWatt XLP Technology
PIC12F1840 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin Flash Microcontrollers with nanoWatt XLP Technology