參數(shù)資料
型號(hào)： PCM3001E
元件分類： Codec
英文描述： Stereo Audio CODEC 18-BITS, SERIAL INTERFACE TM
中文描述： 立體聲音頻編解碼器18位，串行接口商標(biāo)
文件頁(yè)數(shù)： 17/21頁(yè)
文件大小： 212K
代理商： PCM3001E
17
PCM3000/3001
REGISTER
NAME
BIT
NAME
DESCRIPTION
Register 0
A (1:0)
res
LDL
AL (7:0)
Register Address “00”
Reserved, should be set to “0”
DAC Attenuation Data Load Control for Lch
Attenuation Data for Lch
Register 1
A (1:0)
res
LDR
AR (7:0)
Register Address “01”
Reserved, should be set to “0”
DAC Attenuation Data Load Control for Rch
DAC Attenuation for Rch
Register 2
A (1:0)
res
PDWN
BYPS
ATC
IZD
OUT
DEM (1:0)
MUT
Register Address “10”
Reserved, should be set to “0”
ADC Power Down Control
ADC High-Pass Filter Operation Control
DAC Attenuation Data Mode Control
DAC Infinite Zero Detection Circuit Control
DAC Output Enable Control
DAC De-emphasis Control
Lch and Rch Soft Mute Control
Register 3
A (1:0)
res
LOP
FMT (2:0)
LRP
Register Address “11”
Reserved, should be set to “0”
ADC/DAC Analog Loop-back Control
ADC/DAC Audio Data Format Selection
ADC/DAC Polarity of LR-clock Selection
TABLE III. Functions of the Registers.
PROGRAM REGISTER (PCM3000)
The software mode allows the user to control special functions.
PCM3000’s special functions are controlled using four pro-
gram registers which are 16 bits long. There are four distinct
registers, with bits 9 and 10 determining which register is in
use. Table III describes the functions of the four registers.
PROGRAM REGISTER 0
A (1:0):
Bit 10, 9
Register Address
These bits define the address for REGISTER 0:
A1
A0
0
0
Register 0
res:
Bit 11 : 15
These bits are reserved and should be set to “0”.
Bit 8
DAC Attenuation Data Load Control for
Left Channel
Reserved
LDL:
This bit is used to simultaneously set analog
outputs of the left and right channels. The output
level is controlled by AL (7:0) attenuation data
when this bit is set to “1”. When set to “0”, the
new attenuation data will be stored into a register,
and the output level will remain at the previous
attenuation level. The LDR bit in REGISTER 1
has the equivalent function as LDL. When either
LDL or LDR is set to “1”, the output level of the
left and right channels are simultaneously con-
trolled.
AL (7:0): Bit 7 :0
DAC Attenuation Data for Left Channel
AL7 and AL0 are MSB and LSB, respectively.
The attenuation level (ATT) is given by:
ATT = 20
x
log
10
(ATT data/256) (dB)
AL (7:0)
ATTENUATION LEVEL
00h
01h
:
FEh
FFh
–
∞
dB (Mute)
–48.16dB
:
–0.07dB
0dB (default)
PROGRAM REGISTER 1
A (1:0):
Register Address
These bits define the address for REGISTER 1:
A1
A0
0
1
Register 1
res:
Bit 15 : 11
These bits are reserved and should be set to “0”
Bit 8
DAC Attenuation Data Load Control for
Right Channel
Reserved
LDR:
This bit is used to simultaneously set analog
outputs of the left and right channels. The output
level is controlled by AR (7:0) attenuation data
when this bit is set to “1”. When set to “0”, the
new attenuation data will be stored into a register,
and the output level will remain at the previous
attenuation level. The LDL bit in REGISTER 0
has the equivalent function as LDR. When either
LDL or LDR is set to “1”, the output level of the
left and right channels are simultaneously con-
trolled.
AR (7:0): Bit 7 : 0
DAC Attenuation Data for Right
Channel
AR7 and AR0 are MSB and LSB respectively.
See REGISTER 0 for the attenuation formula.
PROGRAM REGISTER 2
A (1:0):
Bit 10, 9
Register Address
These bits define the address for REGISTER 2:
A1
A0
1
0
Register 2
res:
Bit 15:11, 6 Reserved
These bits are reserved and should be set to “0”.
Bit 8
ADC Power-Down Control
This bit places the ADC section in a power-down
mode, forcing the output data to all zeroes. This
has no effect on the DAC section.
PDWN:
PDWN
0
1
Power Down Mode Disabled (default)
Power Down Mode Enabled
相關(guān)PDF資料
PDF描述
PCM3002E 16-/20-Bit Single-Ended Analog Input/Output STEREO AUDIO CODECs
PCM3003 16-/20-Bit Single-Ended Analog Input/Output STEREO AUDIO CODECs
PCM3003E 16-/20-Bit Single-Ended Analog Input/Output STEREO AUDIO CODECs
PCM3002 16-/20-Bit Single-Ended Analog Input/Output SoundPlus8482，
PCM4104 High-Performance, 24-Bit, 216kHz sampling, Four-channel Audio Digital-to-Analog Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCM3001E/2K 功能描述:接口—CODEC SoundPlus Ster Codec 18-bits Ser Intrfc RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
PCM3001E/2KG4 功能描述:接口—CODEC SoundPlus Ster Codec 18-bits Ser Intrfc RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
PCM3001EG 制造商:Rochester Electronics LLC 功能描述:- Bulk
PCM3001EG4 功能描述:接口—CODEC SoundPlus Ster Codec 18-bits Ser Intrfc RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
PCM3002 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-/20-Bit Single-Ended Analog Input/Output SoundPlus8482，
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*