- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367828 > PCM1760P Multi-Bit Enhanced Noise Shaping 20-Bit ANALOG-TO-DIGITAL CONVERSION SYSTEM PDF資料下載
參數(shù)資料
| 型號： | PCM1760P |
| 英文描述： | Multi-Bit Enhanced Noise Shaping 20-Bit ANALOG-TO-DIGITAL CONVERSION SYSTEM |
| 中文描述： | 多位增強噪聲整形的20位模擬數(shù)字轉(zhuǎn)換系統(tǒng) |
| 文件頁數(shù)： | 4/15頁 |
| 文件大?。?/td> | 201K |
| 代理商： | PCM1760P |
PCM1760P/U DF1760P/U
4
Top View
SOIC/DIP
BLOCK DIAGRAM OF DF1760
DF1760
28
27
26
25
24
23
22
21
20
19
18
17
16
15
OVL
OVR
D
3
D
2
D
1
D
0
TP1
V
SS1
V
DD1
256fs
Strobe
LRCK
CALD
CAL
V
SS2
V
DD2
TP2
CLKSEL
S/M
Mode 1
Mode 2
/PD
LRSC
FSYNC
SDATA
L/R
SCLK
SYSCLK
1
2
3
4
5
6
7
8
9
10
11
12
13
14
PIN ASSIGNMENTS DF1760
NOTE: (1) O = Output terminal; I = Input terminal.
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
I/O
(1)
O
O
I
I
I
I
–
–
–
O
I
I
I
↑
O
I
I
↑
/O
I
↑
/O
O
I
↑
/O
I
↑
I
↑
I
↑
I
↑
I
↑
NAME
OVL
OVR
D
3
D
2
D
1
D
0
TP1
V
SS1
V
256fs
Strobe
LRCK
CALD
CAL
SYSCLK
SCLK
L/R
SDATA
FSYNC
LRSC
/PD
Mode2
Mode1
S/M
DESCRIPTION
Left Channel Overflow Output (Active High)
Right Channel Overflow Output (Active High)
D3 Data Input (MSB)
D2 Data Input
D1 Data Input
D0 Data Input (LSB)
Test Pin (No Connection)
Common Channel 1
+5V Channel 1
256fs Clock Output
Data Strobe Clock Input (128fs)
LR Clock Input
Calibration Function Enable (Active Low)
Calibration Output (High During Calibration)
System Clock Input (256fs or 384fs)
Data Clock
LR Channel Phase Clock
Serial Data Output (1fs)
Frame Clock (2fs)
Phase Control of LR Channel Phase Clock
Power Down Mode Enable Input (Active Low)
Output Format Selection Input 2
Output Format Selection Input 1
Slave/Master Mode Selection Input (High Makes
Slave Mode
System Clock Selection Input (High Makes 256fs)
Test Pin (No Connection)
+5V Channel 2
Common Channel 2
25
26
27
28
I
↑
–
–
–
CLKSEL
TP2
V
DD2
V
SS2
Boost
Filter
Input
LAT
1/16
Decimation
Filter
Input
RAM
Multiplier
ALU
Calib-
ration
Output
Control
P/S
Coefficient
Overflow DET
Main
Timing
Control
Temporary
RAM
Test
SYSCLK
CLKSEL
/PD
TP1
TP2
V
SS2
V
DD2
V
SS1
V
DD1
256fs
OVL
OVR
S/M
MODE 1
MODE 2
LRSC
FSYNC
L/R
SCLK
SDATA
(16-, 20-Bit)
CALD
CAL
D
3
D
2
D
1
D
0
Strobe
LRCK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCM1808 | SINGLE-ENDED, ANALOG-INPUT 24-BIT, 96-kHz STEREO A/D CONVERTER |
| PCM1808PW | SINGLE-ENDED, ANALOG-INPUT 24-BIT, 96-kHz STEREO A/D CONVERTER |
| PCM1808PWG4 | SINGLE-ENDED, ANALOG-INPUT 24-BIT, 96-kHz STEREO A/D CONVERTER |
| PCM1808PWR | SINGLE-ENDED, ANALOG-INPUT 24-BIT, 96-kHz STEREO A/D CONVERTER |
| PCM1808PWRG4 | SINGLE-ENDED, ANALOG-INPUT 24-BIT, 96-kHz STEREO A/D CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCM1760P-L | 功能描述:IC DUAL 20-BIT A/D CONV 28-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| PCM1760U | 制造商:Rochester Electronics LLC 功能描述:20BIT A/D CONVERTER - Bulk |
| PCM1760U/1K | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Multi-Bit Enhanced Noise Shaping 20-Bit |
| PCM1760U-L | 功能描述:IC DUAL 20-BIT A/D CONV 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| PCM1760U-L/1K | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Multi-Bit Enhanced Noise Shaping 20-Bit |
發(fā)布緊急采購，3分鐘左右您將得到回復。