- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367823 > PCK953 (NXP Semiconductors N.V.) 50-125 MHz PECL input/9 CMOS output 3.3 V PLL clock driver PDF資料下載
參數(shù)資料
| 型號： | PCK953 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 50-125 MHz PECL input/9 CMOS output 3.3 V PLL clock driver |
| 中文描述： | 50-125兆赫PECL的輸入/ 9 CMOS輸出3.3伏PLL時鐘驅(qū)動器 |
| 文件頁數(shù)： | 2/8頁 |
| 文件大小： | 71K |
| 代理商： | PCK953 |
Philips Semiconductors
Product specification
PCK953
50–125 MHz PECL input/CMOS output
3.3 V PLL clock driver
2
2001 Feb 08
853–2222 25600
DESCRIPTION
The PCK953 is a 3.3 V compatible, PLL-based clock driver device
targeted for high performance clock tree designs. With output
frequencies of up to 125 MHz, and output skews of 100 ps, the
PCK953 is ideal for the most demanding clock tree designs. The
devices employ a fully differential PLL design to minimize
cycle-to-cycle and phase jitter.
The PCK953 has a differential LVPECL reference input, along with
an external feedback input. These features make the PCK953 ideal
for use as a zero delay, low skew fanout buffer. The device
performance has been tuned and optimized for zero delay
performance. The MR/OE input pin will reset the internal counters
and 3-State the output buffers when driven HIGH.
The PCK953 is fully 3.3 V compatible and requires no external loop
filter components. All control inputs accept LVCMOS or LVTTL
compatible levels, while the outputs provide LVCMOS levels with the
ability to drive terminated 50
transmission lines. For series
terminated 50
lines, each of the PCK953 outputs can drive two
traces, giving the device an effective fanout of 1:18. The device is
packaged in a 7
×
7 mm 32-lead LQFP package to provide the
optimum combination of board density and performance.
FEATURES
Fully integrated PLL
Output frequency up to 125 MHz in PLL mode
Outputs disable in high impedance
LQFP packaging
55 ps cycle-to-cycle jitter typical
9 mA quiescent current, I
CCA
, typical
60 ps static phase offset typical
Less than 10
μ
A quiescent current, l
CCO
, typical
PIN CONFIGURATION
1
2
3
4
5
6
7
V
CCA
FB_CLK
NC
NC
NC
GNDI
NC
8
PECL_CLK
24
23
22
21
20
19
18
Q1
V
CCO
Q2
GNDO
Q3
Q4
V
CCO
17 GNDO
9
1
1
1
1
1
1
1
3
3
3
2
2
2
2
2
P
M
Q
G
Q
P
G
Q
Q
G
V
C
V
C
Q
V
C
V
B
SW00625
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
ORDER CODE
DRAWING NUMBER
plastic low profile quad flat
package; 32 leads
0 to +70
°
C
PCK953BD
SOT358-1
LOGIC DIAGRAM
7
PHASE
DETECTOR
PECL_CLK
PECL_CLK
FB_CLK
VCO_SEL
BYPASS
MR/OE
PLL_EN
LPF
VCO
200–500 MHz
2
4
QFB
Q0:6
Q7
SW00624
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCKEL14 | 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip |
| PCKEP14 | 2.5 V/3.3 V 1:5 differential ECL/PECL/HSTL clock driver |
| PCKV857 | 70-190 MHz differential 1:10 clock driver |
| PCL-818L | High-performance DAS card with programmable gain |
| PCL01-6 | LOW CAPACITANCE TVS ARRAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCK953BD | 功能描述:鎖相環(huán) - PLL 50-125MHZPECL IP/1.8SDRAM CKDR RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| PCK953BD,118 | 功能描述:鎖相環(huán) - PLL 50-125MHZPECL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| PCK953BD,128 | 功能描述:鎖相環(huán) - PLL 50-125MHZ 1:8 SDRAM RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| PCK953BD,157 | 功能描述:鎖相環(huán) - PLL 50-125MHZPECL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| PCK953BD/01,118 | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。