- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367822 > PCI9080 (Electronic Theatre Controls, Inc.) 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS PDF資料下載
參數(shù)資料
| 型號(hào)： | PCI9080 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS |
| 中文描述： | 12O兼容的PCI總線主控接口芯片的適配器和嵌入式系統(tǒng) |
| 文件頁(yè)數(shù)： | 30/192頁(yè) |
| 文件大小： | 1551K |
| 代理商： | PCI9080 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)
SECTION 3
PCI 9080
FUNCTIONAL DESCRIPTION
PLX Technology, Inc., 1997
Page 21
Version 1.02
The register number (bits [7:2]) or device number
(bits [15:11]) must be modified and a new CFT
read/write cycle must be performed before other
registers or devices can be accessed.
3.6.1.7 Direct Bus Master Lock
PCI 9080 supports direct local to PCI bus exclusive
accesses (locked atomic operations). A locked operation
must start with the local bus input LLOCK# being
asserted during a Direct Master bus read cycle. Refer to
the timing in Section 8, “Timing Diagrams.”
3.6.1.8 Master/Target Abort
PCI 9080 Master/Target abort logic enables a local bus
master to perform a Direct Master bus poll of devices to
determine whether the devices exist (typically when the
local bus performs configuration cycles to the PCI bus).
If a PCI Master, Target Abort, or Retry Time-out is
encountered during a transfer, PCI 9080 asserts
LSERR# if enabled (refer to INTCSR[1:0], Table 4-58)
(can be used as an NMI). If the local bus master is
waiting for a READYo#, it is asserted along with
BTERMo#. The local master’s interrupt handler can take
the appropriate application specific action. It can then
clear the abort bits in the PCI Status configuration
register (refer to Table 4-12) of the PCI 9080 to clear the
LSERR# interrupt and re-enable Direct Master transfers.
If a local bus master is attempting a burst read from a
nonresponding PCI device (Master/Target abort), it
receives the READYo# and BTERMo# for the first cycle
only. If the local processor cannot terminate its burst
cycle, it may cause the local processor to hang. The
local bus must then be reset from the PCI bus or by a
local watchdog timer asserting RESETi#. If the local bus
master cannot terminate its cycle with BTERMo#, it
should not perform burst cycles when attempting to
determine whether a PCI device exists.
3.6.1.9 Write and Invalidate
PCI 9080 can be programmed to perform write and
invalidate cycles to the PCI for DMA and Direct Master
transfers. PCI 9080 supports Write and Invalidate
transfers for cache line sizes of 8 or 16 Lwords. The size
is specified in the PCI Cache Line Size Register. If a size
other than 8 or 16 is specified, PCI 9080 performs write
transfers rather than Write and Invalidate transfers.
3.6.1.9.1 DMA Write and Invalidate
DMA Write and Invalidate transfers are enabled when
the write and invalidate enable bit of a DMA controller is
set in its Mode Register and the Memory Write and
Invalidate enable bit is set in the PCI Command
Register.
In Write and Invalidate mode, PCI 9080 waits until the
number of Lwords required for the specified cache line
size have been read from the local bus before starting
the PCI access. This ensures that a complete cache line
write can be completed in one PCI bus ownership. If a
target disconnects before a cache line is completed, PCI
9080 completes the remainder of that cache line using
normal writes before resuming write and invalidate
transfers. If a write and invalidate cycle is in progress,
PCI 9080 continues to burst if another cache line has
been read from the local bus before the cycle completes.
Otherwise, PCI 9080 terminates the burst and waits for
the next cache line to be read from the local bus. If the
final transfer is not a complete cache line, PCI 9080
completes DMA transfer using normal writes.
3.6.1.9.2 Direct Master Write and Invalidate
Direct Master Write and Invalidate transfers are enabled
when the invalidate enable bit is set in the PCI Base
Address (Remap) Register for Direct Master to PCI
Memory and the Memory Write and Invalidate enable bit
is set in the PCI Command Register (refer to Table 4-
11).
In Write and Invalidate mode, if the start address of the
Direct Maser transfer is on a cache line boundary, PCI
9080 waits until the number of Lwords required for
specified cache line size have been written from the
local bus before starting PCI Write and Invalidate
access. This ensures that a complete cache line write
can be completed in one PCI bus ownership. If the start
address is not on a cache line boundary, PCI 9080 starts
a normal PCI write access. PCI 9080 terminates a cycle
at a cache line boundary if it is performing a normal write
or if it is performing a Write and Invalidate cycle and
another cache line of data is not available. If an entire
cache line is available by the time the PCI 9080 regains
use of the PCI bus, PCI 9080 resumes Write and
Invalidate cycles. Otherwise, it continues with a normal
write. If a target disconnects before a cache line is
completed, PCI 9080 completes the remainder of that
cache line using normal writes.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCI9060ES | 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS |
| PCI9060SD | 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS |
| PCI950PT | PC Card Support |
| PCI9656-AC66BI | Controller Miscellaneous - Datasheet Reference |
| PCIB40 | PC(ISA)BUS I/O CARD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCI9080 REV3 | 制造商:PLX TECH 功能描述: |
| PCI9080-3 | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI I2O Compatible PCI BUS MASTER I/O CHIP RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PCI9080-3 G | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 32Bit Master Chip RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PCI9080-3G | 制造商:PLX Technology 功能描述: |
| PCI-9111DG | 功能描述:數(shù)據(jù)記錄與采集 100KS/s 12BIT MULTI-FUNCTION CARD RoHS:否 制造商:Lantronix 描述/功能:Analog device server 顯示器類型:None 電流額定值: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。