參數(shù)資料
型號(hào): PCI1620GHK
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁(yè)數(shù): 68/164頁(yè)
文件大小: 720K
代理商: PCI1620GHK
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)當(dāng)前第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)
3
26
3.7.11 Master List of PME Context Bits and Global Reset-Only Bits
If the PME enable bit (bit 8) of the power-management control/status register (PCI offset A4h, see section 4.46) is
asserted, then the assertion of PRST will not clear the following PME context bits. If the PME enable bit is not asserted,
then the PME context bits are cleared with PRST. The PME context bits are:
Bridge control register (PCI offset 3Eh, see Section 4.25): bit 6
System control register (PCI offset 80h, see Section 4.31): bits 10, 9, 8
Power-management control/status register (PCI offset A4h, see Section 4.46): bits 15, 8
ExCA power control register (ExCA offset 802h, see Section 5.3): bits 7, 5
, 4
3, 1
0 (
82365SL mode only)
ExCA interrupt and general control register (ExCA offset 803h, see Section 5.4): bits 6
5
ExCA card status change register (ExCA offset 804h, see Section 5.5): bits 11
8, 3
0
ExCA card status-change-interrupt configuration register (ExCA offset 805h, see Section 5.6): bits 3
0
Socket event register (CardBus offset 00h, see Section 6.1): bits 3
0
Socket mask register (CardBus offset 04h, see Section 6.2): bits 3
0
Socket present state register (CardBus offset 08h, see Section 6.3): bits 13
7, 5
1
CardBus socket control register (CardBus offset 10h, see Section 6.5): bits 6
4, 2
0
Global reset places all registers in their default state regardless of the state of the PME enable bit. The GRST signal
is gated only by the SUSPEND signal. This means that assertion of SUSPEND blocks the GRST signal internally,
thus preserving all register contents. The registers cleared only by GRST are:
Status register (PCI offset 06h, see Section 4.5): bits 15
11, 8
Secondary status register (PCI offset 16h, see Section 4.14): bits 15
11, 8
Interrupt pin register (PCI offset 3Dh, see Section 4.24): bits 1,0 (function 1 only)
Subsystem vendor ID register (PCI offset 40h, see Section 4.26): bits 15
0
Subsystem ID register (PCI offset 42h, see Section 4.27): bits 15
0
PC Card 16-bit legacy mode base address register (PCI offset 44h, see Section 4.28): bits 31
1
System control register (PCI offset 80h, see Section 4.31): bits 31
29, 27
13, 11, 6
0
General-purpose event status register (PCI offset 88h, see Section 4.34): bits 15
14
General-purpose event enable register (PCI offset 89h, see Section 4.35): bits 15
14, 11, 8, 4
0
General-purpose output (PCI offset 8Bh, see Section 4.37): bits 4
0
Multifunction routing status register (PCI offset 8Ch, see Section 4.38): bits 27
0
Retry status register (PCI offset 90h, see Section 4.39): bits 7
5, 3, 1
Card control register (PCI offset 91h, see Section 4.40): bits 7
5, 2
0
Device control register (PCI offset 92h, see Section 4.41): bits 7
5, 3
0
Diagnostic register (PCI offset 93h, see Section 4.42): bits 7
0
Power management capabilities register (PCI offset A2h, see Section 4.45): bit 15
Serial bus data (PCI offset B0h, see Section 4.49): bits 7
0
Serial bus index (PCI offset B1h, see Section 4.50): bits 7
0
Serial bus slave address register (PCI offset B2h, see Section 4.51): bits 7
0
Serial bus control/status register (PCI offset B3h, see Section 4.52): bits 7, 5
0
ExCA identification and revision register (ExCA offset 00h, see Section 5.1): bits 7
0
ExCA global control register (ExCA offset 1Eh, see Section 5.20): bits 2
0
Socket present state register (CardBus offset 08h, see Section 6.3): bit 29
Socket power management register (CardBus offset 20h, see Section 6.6): bits 25
24
相關(guān)PDF資料
PDF描述
PCI1620PDV Controller Miscellaneous - Datasheet Reference
PCI2050A 32-Bit. 66MHz. 9-Master PCI-to-PCI Bridge
PCI2050GHK BUS CONTROLLER
PCI2050PDV BUS CONTROLLER
PCI9054AB50BI Interface IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCI1620PDV 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI PC Card Flash & Smart Card Cntrlr RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PCI-1620U 制造商:ADVANTECH 制造商全稱:Advantech Co., Ltd. 功能描述:8-port RS-232 PCI Communication Card, with Surge Protection
PCI1620ZHK 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI PC Card Flash & Smart Card Cntrlr RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PCI-1622A-BE 制造商:Advantech Co Ltd 功能描述:8PORT RS-422/485 PCI COM CARD - Trays 制造商:Advantech Co Ltd 功能描述:8-port RS-422/485 UPCI COMM card
PCI-1622CU 制造商:ADVANTECH 制造商全稱:Advantech Co., Ltd. 功能描述:8-port RS-422/485 Universal PCI Communication Card with Isolation & EFT Protection