參數(shù)資料
型號(hào)： PCF8598C-2T02
廠商： NXP Semiconductors N.V.
元件分類(lèi)： DRAM
英文描述： 1024 ⅴ 8-bit CMOS EEPROM with I2C-bus interface
中文描述： 1024ⅴ8位CMOS EEPROM，帶有I2C總線(xiàn)接口
文件頁(yè)數(shù)： 7/21頁(yè)
文件大?。?/td> 395K
代理商： PCF8598C-2T02
Philips Semiconductors
PCF8598C-2
1024
×
8-bit CMOS EEPROM with I
2
C-bus interface
Product data
Rev. 06 — 22 October 2004
7 of 21
9397 750 14219
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
The master receiver must generate an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter.
The device that acknowledges has to pull down the SDA line during the acknowledge
clock pulse in such a way that the SDA line is stable LOW during the HIGH period of
the acknowledge related clock pulse.
Set-up and hold times must be taken into account. A master receiver must signal an
end of data to the slave transmitter by not generating an acknowledge on the last byte
that has been clocked out of the slave. In this event, the transmitter must leave the
data line HIGH to enable the master generation of the STOP condition.
8.1.3
Device addressing
Following a START condition, the bus master must output the address of the slave it
is accessing. The address of the PCF8598C-2 is shown in
Figure 4
. To conserve
power, no internal pull-up resistors are incorporated on the hardware selectable pins
and they must be connected to either V
DD
or V
SS
.
The last bit of the slave address defines the operation to be performed. When set to
logic 1, a read operation is selected, while a logic 0 selects a write operation.
8.1.4
Write operations
A write-protection input at Pin 1 (WP) allows disabling of write commands from the
master by a hardware signal. Write accesses are allowed to either the upper or lower
512 bytes of the EEPROM if the pin WP is LOW or the lower 512 bytes of the
EEPROM if the pin WP is HIGH. When the pin WP is HIGH the upper 512 bytes of
the EEPROM are write-protected and no acknowledge will be given by the
PCF8598C-2 when data is sent. However, an acknowledge will be given after the
slave address and the word address.
Byte/word write:
For a write operation, the PCF8598C-2 requires a second address
field. This address field is a word address providing access to the 256 words of
memory. Upon receipt of the word address, the PCF8598C-2 responds with an
acknowledge and awaits the next eight bits of data, again responding with an
acknowledge. Word address is automatically incremented. The master can now
terminate the transfer by generating a STOP condition or transmit up to six more
bytes of data and then terminate by generating a STOP condition.
After this STOP condition, the E/W cycle starts and the bus is free for another
transmission. Its duration is 10 ms per byte.
During the E/W cycle the slave receiver does not send an acknowledge bit if
addressed via the I
2
C-bus.
Fig 4.
Slave address.
002aaa257
1
0
1
0
A2
A1
A0 R/W
FIXED
HARDWARE
SELECTABLE
SOFTWARE
SELECTABLE
相關(guān)PDF資料
PDF描述
PCF86C410T 8-BIT MICROCONTROLLER
PCF86C610P 8-BIT MICROCONTROLLER
PCF86C610T 8-BIT MICROCONTROLLER
PCF87852 Bluetooth baseband controller
PCF87852E Bluetooth baseband controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCF8598E-2P 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:I2C Serial EEPROM
PCF8598E-2T 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:I2C Serial EEPROM
PCF8598P 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:I2C Serial EEPROM
PCF8598T 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:I2C Serial EEPROM
PCF85XXC-2 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:256 to 1024 ⅴ 8-bit CMOS EEPROMs with I2C-bus interface
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*