參數資料
型號： PC8260MTPU150
廠商： Atmel Corp.
英文描述： PowerPC-based Communications Processors
中文描述： 基于PowerPC的通信處理器
文件頁數： 30/53頁
文件大?。?/td> 364K
代理商： PC8260MTPU150
30
PC8260PowerQUICCII
2131B–HIREL–02/03
L_A29
PCI_INTA
LocalBusAddress29
O
Inthelocaladdressbus,bit14ismostsignificantandbit31isleast
significant.
PCIINTA
I/O
WhenthePowerQUICCIIisthehostinthePCIsystem,thispinisan
inputfordeliveringPCIinterruptstothehost.WhenthePowerQUICCII
isnotthehostofthePCIsystem,thispinisanoutputusedbythe
PowerQUICCIItosignalaninterrupttothePCIhost.
L_A30
LocalBusAddress30
O
Inthelocaladdressbus,bit14ismostsignificantandbit31isleast
significant.
L_A31
DLLSYNC
LocalBusAddress31
O
Inthelocaladdressbus,bit14ismostsignificantandbit31isleast
significant.
DLLSynchronization
I
DLLSYNCisusedtoeliminateskewfortheclockdrivenonCLKOUT.
LCL_D[0:31]
PCI_AD[0:31]
LocalBusData
I/O
Inthelocaldatabus,bit0ismostsignificantandbit31isleast
significant.
PCIAddressData
I/O
PCIbusaddressdatainput/outputpins.InthePCIaddressdatabus,bit
31ismostsignificantandbit0isleastsignificant.
LCL_DP[0:3]
PCI_C/BE[0:3]
LocalBusDataParity
I/O
InlocalbuswriteoperationsthePowerQUICCIIdrivesthesepins.In
localbusreadoperationstheaccesseddevicedrivesthesepins.
LCL_DP(0)isdrivenwithavaluethatgivesoddparitywithLCL_D(0:7).
LCL-DP(1)isdrivenwithavaluethatgivesoddparitywithLCL_D(8:15).
LCL_DP(2)isdrivenwithavaluethatgivesoddparitywith
LCL_D(16:23).
LCL_DP(3)isdrivenwithavaluethatgivesoddparitywith
LCL_D(24:31)
PCPCommand/Byte
Enable
I/O
ThePowerQUICCIIdrivesthesepinswhenitistheinitiatorofaPCI
transfer.
IRQ0
NMI_OUT
Interruptrequest0
I
Thisinputisoneoftheeightexternallinesthatcanrequest(bymeansof
theNMI-OUTinternalinterruptcontroller)aserviceroutinefromthe
core.
NonMaskableInterrupt
Output
O
ThisisanoutputdrivenfromPowerQUICCII’sinternalinterrupt
controller.Assertionofthisoutputindicatesthatanunmaskedinterrupt
ispendinginPowerQUICCII’sinternalinterruptcontroller.
IRQ7
INT_OUT
APE
InterruptRequest7
I
Thisinputisoneoftheeightexternallinesthatcanrequest(bymeansof
theinternalinterruptcontroller)aserviceroutinefromthecore.
InterruptOutput
O
ThisisanoutputdrivenfromPowerQUICCII’sinternalinterrupt
controller.Assertionofthisoutputindicatesthatanunmaskedinterrupt
ispendinginPowerQUICCII’sinternalinterruptcontroller.
AddressParityError
O
ThisoutputpinwillbeassertedwhenthePowerQUICCII’sdetects
wrongparitydrivenonitsaddressparitypinsbyanexternalmaster
TRST
TestReset(JTAG)
I
ThisistheresetinputtoPowerQUICCII’sJTAG/COPcontroller.
TCK
TestClock(JTAG)
I
ThispinprovidestheclockinputforPowerQUICCII’sJTAG/COP
controller.
TMS
TestModeSelect(JTAG)
I
ThispincontrolsthestateofPowerQUICCII’sJTAG/COPcontroller.
TDI
TestDataIn(JTAG)
I
ThispinisthedatainputtoPowerQUICCII’sJTAG/COPcontroller.
TDO
TestDataOut(JTAG)
O
ThispinisthedataoutputfromPowerQUICCII’sJTAG/COPcontroller.
Table4.
ExternalSignals(Continued)
Pin
SignalName
Type
Description
相關PDF資料
PDF描述
PC8260 PowerPC-based Communications Processors
PC8260VTPU150 PowerPC-based Communications Processors
PC8260VTPU200 PowerPC-based Communications Processors
PC8260MTPU200 PowerPC-based Communications Processors
PC837AC NPN-OUTPUT DC-INPUT OPTOCOUPLER
相關代理商/技術參數
參數描述
PC8260MTPU200 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC-based Communications Processors
PC8260VTPU150 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC-based Communications Processors
PC8260VTPU200 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PowerPC-based Communications Processors
PC8265A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PC8265A [Updated 9/03. 59 Pages]
PC8265AMTPUMHBC 制造商:e2v technologies 功能描述:BASED COMMUNICATIONS PROCESSOR 480TBGA - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*