- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367800 > PC755 (Atmel Corp.) PowerPC 755/745 RISC Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | PC755 |
| 廠商： | Atmel Corp. |
| 英文描述： | PowerPC 755/745 RISC Microprocessor |
| 中文描述： | RISC微處理器PowerPC的745分之755 |
| 文件頁數(shù)： | 31/50頁 |
| 文件大小： | 1064K |
| 代理商： | PC755 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
31
PC755/745
2138D–HIREL–06/03
Notes:
1. Rise and fall times for the L2SYNC_IN input are measured from 20% to 80% of L2OV
DD
.
2. All input specifications are measured from the midpoint of the signal in question to the midpoint voltage of the rising edge of
the input L2SYNC_IN (see Figure 8). Input timings are measured at the pins.
3. All output specifications are measured from the midpoint voltage of the rising edge of L2SYNC_IN to the midpoint of the sig-
nal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50
load (See
Figure 10).
4. The outputs are valid for both single-ended and differential L2CLK modes. For pipelined registered synchronous Bur-
stRAMs, L2CR[14
-
15] = 01 or 10 is recommended. For pipelined late write synchronous BurstRAMs, L2CR[14
-
15] = 11 is
recommended.
5. Guaranteed by design and characterization.
6. Revisions prior to Rev 2.8 (Rev E) were limited in performance.and did not conform to this specification. Contact your local
Atmel sales office for more information.
Figure 15 shows the L2 bus input timing diagrams for the PC755.
Figure 15.
L2 Bus Input Timing Diagrams
Figure 16 shows the L2 bus output timing diagrams for the PC755.
Figure 16.
L2 Bus Output Timing Diagrams
Figure 17 provides the AC test load for L2 interface of the PC755.
Figure 17.
AC Test Load for the L2 Interface
L2SYNC_IN
L2 DATA AND DATA
PARITY INPUTS
VM
VM = Midpoint Voltage (L2OVDD/2)
t
DVL2CH
t
DXL2CH
t
L2CR
t
L2CF
L2SYNC_IN
ALL OUTPUTS
VM
VM = Midpoint Voltage (L2OVDD/2)
VM
L2DATA BUS
tL2CHOX
tL2CHOZ
tL2CHOV
OUTPUT
L2OVdd/2
R
L
= 50
Z
0
= 50
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC755M8 | PC755M8 [Updated 6/03. 35 Pages] 32-bit RISC PowerPC-based Multichip Module |
| PC755CMGHU300LE | PowerPC 755/745 RISC Microprocessor |
| PC755CMGHU350LE | PowerPC 755/745 RISC Microprocessor |
| PC755CMGHU366LE | PowerPC 755/745 RISC Microprocessor |
| PC755CMGHU400LE | PowerPC 755/745 RISC Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC755BMGH300LE | 制造商:e2v technologies 功能描述:POWERPC 755 32-BIT RISC MICROPROCESSOR - 300MHZ, 2.0V, HITCE, MIL TEMP 制造商:e2v technologies 功能描述:PC755BMGH300LE - Trays |
| PC755BMGH350LE | 制造商:e2v technologies 功能描述:POWERPC 755 32-BIT RISC MICROPROCESSOR - 350MHZ, 2.0V, HITCE, MIL TEMP 制造商:e2v technologies 功能描述:PC755BMGH350LE - Trays |
| PC755BMGH366LE | 制造商:e2v technologies 功能描述:MPU RISC 32BIT 0.22UM 366MHZ 2.5V/3.3V 360HITCE CBGA - Trays |
| PC755BMGSU300LE | 制造商:e2v Aerospace & Defense 功能描述:300MHZ, 2.0V, CICGA, MIL TEMP |
| PC755BMGU300LE | 制造商:e2v technologies 功能描述:PC755BMGU300LE - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。