參數(shù)資料
型號： PC755
廠商： Atmel Corp.
英文描述： PowerPC 755/745 RISC Microprocessor
中文描述： RISC微處理器PowerPC的745分之755
文件頁數(shù)： 27/50頁
文件大小： 1064K
代理商： PC755
27
PC755/745
2138D–HIREL–06/03
Figure 12 provides the AC test load for the PC755.
Figure 12.
AC Test Load
Notes:
1. Revisions prior to Rev 2.8 (Rev E) were limited in performance and did not conform to this specification. Contact your local
Motorola sales office for more information.
2. Guaranteed by design and characterization.
3. t
SYSCLK
is the period of the external clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied
by the period of SYSCLK to compute the actual time duration (in ns) of the parameter in question.
4. Per the 60x bus protocol, TS, ABB and DBB are driven only by the currently active bus master. They are asserted low then
precharged high before returning to high-Z as shown in Figure 6. The nominal precharge width for TS, ABB or DBB is 0.5 x
t
, i.e. less than the minimum t
period, to ensure that another master asserting TS, ABB, or DBB on the following
clock will not contend with the precharge. Output valid and output hold timing is tested for the signal asserted. Output valid
time is tested for precharge.The high-Z behavior is guaranteed by design.
5. Per the 60x bus protocol, ARTRY can be driven by multiple bus masters through the clock period immediately following
AACK. Bus contention is not an issue since any master asserting ARTRY will be driving it low. Any master asserting it low in
the first clock following AACK will then go to high-Z for one clock before precharging it high during the second cycle after the
assertion of AACK. The nominal precharge width for ARTRY is 1.0 t
; i.e., it should be high-Z as shown in Figure 6
before the first opportunity for another master to assert ARTRY. Output valid and output hold timing is tested for the signal
asserted. Output valid time is tested for precharge. The high-Z and precharge behavior is guaranteed by design.
OVDD/2
OUTPUT
Z0 = 50
R
L
= 50
Table 14.
Processor Bus AC Timing Specifications
(1)
at Recommended Operating Conditions
Parameter
Symbols
All Speed Grades
Unit
Min
Max
Setup Times: All Inputs
t
IVKH
2.5
–
ns
Input Hold Times:
TLBISYNC
,
MCP
,
SMI
t
IXKH
0.6
–
ns
Input Hold Times: All Inputs, except
TLBISYNC
,
MCP
,
SMI
t
IXKH
0.2
–
ns
Valid Times: All Outputs
t
KHOV
–
4.1
ns
Output Hold Times: All Outputs
t
KHOX
1
–
ns
SYSCLK to Output Enable
(2)
t
KHOE
0.5
–
ns
SYSCLK to Output High Impedance (all except
ABB
,
ARTRY
,
DBB
)
(2)
t
KHOZ
–
6
ns
SYSCLK to
ABB
,
DBB
High Impedance After Precharge
(2)(3)(4)
t
KHABPZ
–
1
t
SYSCLK
Maximum Delay to
ARTRY
Precharge
(2)(3)(5)
t
KHARP
–
1
t
SYSCLK
SYSCLK to
ARTRY
High Impedance After Precharge
(2)(3)(5)
t
KHARPZ
–
2
t
SYSCLK
相關(guān)PDF資料
PDF描述
PC755M8 PC755M8 [Updated 6/03. 35 Pages] 32-bit RISC PowerPC-based Multichip Module
PC755CMGHU300LE PowerPC 755/745 RISC Microprocessor
PC755CMGHU350LE PowerPC 755/745 RISC Microprocessor
PC755CMGHU366LE PowerPC 755/745 RISC Microprocessor
PC755CMGHU400LE PowerPC 755/745 RISC Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC755BMGH300LE 制造商:e2v technologies 功能描述:POWERPC 755 32-BIT RISC MICROPROCESSOR - 300MHZ, 2.0V, HITCE, MIL TEMP 制造商:e2v technologies 功能描述:PC755BMGH300LE - Trays
PC755BMGH350LE 制造商:e2v technologies 功能描述:POWERPC 755 32-BIT RISC MICROPROCESSOR - 350MHZ, 2.0V, HITCE, MIL TEMP 制造商:e2v technologies 功能描述:PC755BMGH350LE - Trays
PC755BMGH366LE 制造商:e2v technologies 功能描述:MPU RISC 32BIT 0.22UM 366MHZ 2.5V/3.3V 360HITCE CBGA - Trays
PC755BMGSU300LE 制造商:e2v Aerospace & Defense 功能描述:300MHZ, 2.0V, CICGA, MIL TEMP
PC755BMGU300LE 制造商:e2v technologies 功能描述:PC755BMGU300LE - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*