- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367793 > PC107AVGHU100LD (ATMEL CORP) PCI Bridge Memory Controller PDF資料下載
參數(shù)資料
| 型號： | PC107AVGHU100LD |
| 廠商： | ATMEL CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | PCI Bridge Memory Controller |
| 中文描述： | MULTIFUNCTION PERIPHERAL, CBGA503 |
| 封裝： | 33 X 33 MM, HITCE, CERAMIC, BGA-503 |
| 文件頁數(shù)： | 41/50頁 |
| 文件大?。?/td> | 453K |
| 代理商： | PC107AVGHU100LD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
41
PC107A [Preliminary]
2137C–HIREL–03/04
Clock Relationships
Choice
The PC107A’s internal PLL is configured by the PLL_CFG[0
–
3] signals. For a given
PCI_SYNC_IN (PCI bus) frequency, the PLL configuration signals set the Core/Mem-
ory/Processor PLL (VCO) frequency of operation for the PCI-to-
Core/Memory/Processor frequency multiplying, if any. All valid PLL configurations for
the PC107A are shown in Table 19.
Table 19.
PC107A Microprocessor PLL Configuration
Notes:
1. PLL_CFG[0–3] settings not listed (00000100, 0110, 0111, 1010, 1011, and 1110) are reserved.
2. In PLL Bypass mode, the PCI_SYNC_IN input signal clocks the internal core directly, the PLL is disabled, and the PCI: core
mode is set for 1:1 mode operation. The AC timing specifications given in this document do not apply in PLL Bypass mode.
3. In Clock Off mode, no clocking occurs inside the PC107A regardless of the PCI_SYNC_IN input.
4. Limited due to maximum memory VCO = 200 MHz.
5. Limited due to minimum VCO = 100 MHz.
6. Range values are shown rounded down to the nearest whole number (decimal place accuracy removed) for clarity.
7. Limited by maximum memory bus speed.
Ref
PLL_CFG
[0
–
3]
(2)
66 MHz Part
100 MHz Part
PCI: Core
Ratio
VCO
Multiplier
PCI_SYNC_IN
Range (MHz)
Core/Mem/CPU
Range (MHz)
PCI_SYNC_IN
Range (MHz)
Core/Mem/CPU
Range (MHz)
1
0001
25
(5)
– 33
25 – 33
25
(5)
– 50
(4)
25 – 50
1
4
2
0010
13
(5)
– 16
(4)
26 – 34
13
(5)
– 25
(4)
26 – 50
2
4
3
0011
Bypass
Bypass
Bypass
Bypass
5
0101
25
(5)
– 33
50 – 66
25
(5)
– 50
50 – 100
2
2
8
1000
17
(5)
– 22
51 – 66
17
(5)
– 33
50 – 100
3
2
9
1001
34
(5)
– 44
51 – 66
33
(5)
– 66
50 – 100
1.5
2
A
1010
13
(4)
–
16
(7)
52–64
13
(4)
–
25
(7)
52–100
4
2
C
1100
20
(5)
– 26
50 – 65
20
(5)
– 40
50 – 100
2.5
2
D
1101
50
(5)
– 66
50 – 66
50
(5)
– 66
50 – 66
1
2
F
1111
Clock off
(3)
Not Usable
Clock off
(3)
Not Usable
Off
Off
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC107AVZFU100L | PCI Bridge Memory Controller |
| PC107AVZFU100LC | PCI Bridge Memory Controller |
| PC107AVZFU100LD | PCI Bridge Memory Controller |
| PC107AVGHU100L | PCI Bridge Memory Controller |
| PC107A | PCI Bridge Memory Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC107AVZFU100L | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PCI Bridge Memory Controller |
| PC107AVZFU100LC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PCI Bridge Memory Controller |
| PC107AVZFU100LD | 制造商:e2v technologies 功能描述:IC BRIDGE MEM CTRL 100 MHZ - Trays |
| PC107B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| PC107C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。