- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383723 > OR3TP12-6PS240I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R PDF資料下載
參數(shù)資料
| 型號(hào)： | OR3TP12-6PS240I |
| 英文描述： | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R |
| 中文描述： | 用戶可編程ASIC的特殊功能 |
| 文件頁數(shù)： | 24/128頁 |
| 文件大?。?/td> | 2450K |
| 代理商： | OR3TP12-6PS240I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
ORCAOR3TP12 FPSC
Embedded Master/Target PCI Interface
Data Sheet
March 2000
24
L Lucent Technologies Inc.
Symbol
I/O
Description
Clock
Domain
Master Read Data FIFO Signals
(continued)
mr_stopburstn
O
Stop Burst Reads.
This active-low signal is used by the FPGA application to
terminate Master reads before the read burst length is reached. The Master
must be transferring data on the PCI bus for this signal to be effective, and it is
recommended to hold this signal until
ma_fulln
is deasserted. Once asserted,
this signal needs to remain asserted for a minimum of two
pciclk
cycles.
pciclk
Target General
tfifoclrn
O
Target FIFO Clear
. This active-low signal is asynchronously asserted by the
FPGA application to clear the Target address, read, and write data FIFOs,
along with
tstatecntr
. This signal does not reset the Target controller’s PCI
state machine, and it is not recommended to be used to terminate the current
PCI transaction.
Target Logic Ready.
This active-high signal indicates that the Target FIFO
interface to the FPGA application is ready. This signal will be inactive during
PCI bus resets, Target FIFO clears, and up to 16 clocks after device configura-
tion. This signal can be ignored when transferring data from the Target write
data FIFO, if
pci_rstn
is inactive.
Target State Counter.
Indicates the current state of the Target FIFO interface.
Details of the Target FIFO interface can be found in the PCI Bus Core Target
Controller Detailed Description section of this data sheet.
Discard Timer Expired.
This active-low signal indicates that the discard timer
has expired and the Target controller has deleted the current transaction which
was stored as a delayed transaction. The FPGA application should discontinue
processing of the current Target transaction. The discard timer is a 15-bit
counter which starts its count when the Target transaction is stored.
Target Abort.
This signal is asserted by the FPGA application to abort future
PCI Target and Configuration cycles. Once asserted, this signal needs to
remain asserted for a minimum of two
pciclk
cycles.
Target Retry.
This active-low signal is asserted by an FPGA application to
retry future PCI Target and Configuration cycles. Once asserted, this signal
needs to remain asserted for a minimum of two
pciclk
cycles.
Target Read Delayed Transaction
. Active-low signal which indicates to pro-
cesses certain future PCI Target accesses as delayed transactions. This
applies to memory reads, I/O reads, and I/O writes. Further description is pro-
vided in Table 3 for each PCI operation.
deltrn
must be asserted if
trburst-
pendn
is deasserted. Once asserted, this signal needs to remain asserted for
a minimum of two
pciclk
cycles and should not be changed while a current Tar-
get transaction is in progress.
—
t_ready
I
fclk
*
tstatecntr[3:0]
I
fclk
*
disctimerexpn
I
fclk
*
t_abort
O
pciclk
t_retryn
O
pciclk
deltrn
O
pciclk
PCI Bus Core Detailed Description
(continued)
Table 6. Embedded Core/FPGA Interface Signals
(continued)
* The source of the clock (
fclk1
or
fclk2
) for the FIFO interface (Master or Target) is selected in the FPSC configuration manager.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OR3TP12 | Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface |
| OR62 | OR62 is a 6-input OR gate with 2x drive strength |
| OR73 | 7-input OR gate with 3x drive strength. |
| OR8GU41 | DIFFUSED TYPE (HIGH SPEED RECTIFIER APPLICATIONS) |
| ORCAORT4622 | Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OR3TP127BA256-DB | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3TP127BA352-DB | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR4 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ORCASeries 4 FPGAs |
| OR-401045290 | 制造商:ORTRONICS 功能描述:ORTRONICS 24 PORT MODULAR PATCH PANEL |
| OR40300011 | 制造商:ORTRONICS 功能描述:WORSTATION |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。