參數(shù)資料
型號: NRF9E5-EVKIT915
廠商: Electronic Theatre Controls, Inc.
英文描述: 433/868/915MHz RF Transceiver with Embedded 8051 Compatible Microcontroller and 4 Input, 10 Bit ADC
中文描述: 433/868/915MHz RF收發(fā)器與8051兼容的嵌入式微控制器和4輸入,10位ADC
文件頁數(shù): 58/104頁
文件大?。?/td> 1436K
代理商: NRF9E5-EVKIT915
PRODUCT SPECIFICATION
nRF9E5 Single Chip Transceiver with Embedded Microcontroller and ADC
Main office: Nordic Semiconductor ASA - Vestre Rosten 81, N-7075 Tiller, Norway -Phone +4772898900 - Fax +4772898989
Revision: 1.1
Page 58 of 104
June 2004
17.2
Additional Power Down Modes
An instruction that sets the CK_CTRL (SFR 0xB6) to a non zero value causes the
nRF9E5 to enter power down mode when that instruction completes. In power down
mode, CPU processing is suspended, while internal registers and memories maintain
their current data. The CPU will perform a controlled shutdown of clock and power
regulators as requested by CK_CTRL.
The device can only be restarted from an event on a P0 GPIO pin, an RTC wakeup or a
Watchdog reset. Activation of any enabled wakeup source causes the hardware to clear
the CK_CTRL bit and terminate power down mode. If there is an enabled interrupt
associated with the wakeup even, the CPU executes the ISR associated with that
interrupt immediately after power and clocks are restored. The RETI instruction at the
end of the ISR returns the CPU to the instruction following the one that put the nRF9E5
into power down mode. A watchdog reset causes the nRF9E5 to exit power down mode,
reset internal registers, execute its reset sequence and begin program execution at the
standard reset vector address 0x0000.
Addr
SFR
B6
R/W
#bit
Init
Hex
0
Name
Function
W
R
3
1
CK_CTRL
CK_CTRL
Set power down according to Table 51.
Read LFCK clock in LSB. Other bits are
unpredictable.
-
Table 50 CK_CTRL register – SFR 0xB6.
Note: Before writing the CK_CTRL register, make sure that the busy bit of
RTC/Watchdog SFR 0xAD, bit 4 (page 54) is not set
Note: When using power down modes where the CKLF source is LP_OSC, the startup
time may be so long that the CPU may loose the corresponding interrupt.
CK_CTRL
(write)
000
001
010
011
1--
Function
CKLF
source
XTAL
XTAL
XTAL
LP_OSC
LP_OSC
XTAL
Osc
On
On
On
On
Off
Typical
Current
1 mA
0.4 mA
125 μA
25 μA
2.5 μA
Typical
Startup
Normal operation, active
Light power down
Moderate power down
Standby mode
Deep power down
-
2.5 μs
7 μs
150 μs
1000 μs
Table 51 Power down modes.
The table above shows typical startup time from interrupt. For GPIO the debounce time
must be added, but during debounce the device is still in power down.
17.2.1
Startup Time From Reset
Startup time consists of a number of LP_OSC cycles + a number of XTAL clock
cycles. f
LP_OSC
may vary from 1 to 5.5kHz over voltage and temperature.
相關(guān)PDF資料
PDF描述
NRF9E5IC 433/868/915MHz RF Transceiver with Embedded 8051 Compatible Microcontroller and 4 Input, 10 Bit ADC
NRN9S104JTS SINGLE-IN-LINE SIP RESISTOR NETWORKS CONFORMAL COATED LOW PROFILE
NRN9xxx SINGLE-IN-LINE SIP RESISTOR NETWORKS CONFORMAL COATED LOW PROFILE
NRN13xxx SINGLE-IN-LINE SIP RESISTOR NETWORKS CONFORMAL COATED LOW PROFILE
NRN4S104JLS SINGLE-IN-LINE SIP RESISTOR NETWORKS CONFORMAL COATED LOW PROFILE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NRF9E5IC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:433/868/915MHz RF Transceiver with Embedded 8051 Compatible Microcontroller and 4 Input, 10 Bit ADC
nRF9E5-REEL 功能描述:射頻收發(fā)器 433/868/915MHz TRNSCVR RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray
NRF-D 制造商:IDEC 功能描述:35mmDINKi[pT[Lbgz_ Bulk 制造商:IDEC CORPORATION 功能描述:DIN RAIL MT.ADAPTOR
NRF-HEAD-CAP-B 制造商:IDEC CORPORATION 功能描述:Circuit Protector
NRF-HEAD-CAP-W 制造商:IDEC CORPORATION 功能描述:Circuit Protector