- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363259 > NIS3001 (ON SEMICONDUCTOR) Integrated Driver and MOSFET Power Chip for Synchronous Buck Controllers PDF資料下載
參數(shù)資料
| 型號(hào)： | NIS3001 |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | Integrated Driver and MOSFET Power Chip for Synchronous Buck Controllers |
| 中文描述： | 集成驅(qū)動(dòng)器和MOSFET功率芯片的同步降壓控制器 |
| 文件頁(yè)數(shù)： | 9/18頁(yè) |
| 文件大?。?/td> | 208K |
| 代理商： | NIS3001 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
NIS3001
http://onsemi.com
9
several DRN pins available, it is recommended that pin 14
be used because of its proximity to the BST pin.
Drain Pin:
The DRN pin is also called the switch node.
It is the connection between the source of the top FET and
the drain of the bottom FET. This node is connected to one
terminal of the output filter inductor. When the top FET is
conducting, the DRN pin is essentially connected to the 12
volt source. When the bottom FET is conducting, this node
is essentially connected to ground. When the driver is
disabled, this node is in a high impedance state, and is
essentially connected to neither.
Top Gate Pin:
The TG pin is the internal connection of
the output of the highside driver and also the gate of the
top FET. There is normally no connection to this pin. It can
however, be used to drive an external FET which will
operate in parallel with the top FET.
This pin may also be attached to the pcb for additional
heat sinking or used to monitor the top gate waveform.
Bottom Gate Pin:
The BG pin is the internal connection
of the output of the lower driver and bottom FET gate.
There is normally no connection to this pin, although it may
be used for paralleling an additional FET, monitoring or
heat sinking, similar to the TG pin.
Power Ground:
The PGND pin is the power ground for
the device. The source of the bottom FET is also connected
to this pin. This pin is not internally connected to the GND
pin and care should be taken when laying out the circuit to
maintain proper isolation between these grounds.
Signal Ground:
The GND pin is the ground pin for the
driver, and is internally isolated from the PGND pin.
Layout Considerations
While the design of the NIS3001 reduces many of the
parasitic elements when compared to a discrete solution,
careful consideration to layout must still be observed. The
following suggestions are offered:
a) Mount the bootstrap capacitor very close to the
package. Use DRN pin 14 and BST pin 17 due to
their proximity. The capacitor should be a high
quality ceramic type.
b) Mount the VS pin bypass capacitor as close as
possible to the package. This should be a high
quality ceramic capacitor and is mounted
between pins 4 and 2.
c) VIN requires a combination of bypass capacitors.
These consist of both low ESR aluminum
electrolytics and high quality ceramics. The
ceramics should be SMT devices and mounted as
close to the VIN and PGND pins as possible. The
aluminum capacitors are generally located
slightly farther away, but should be connected via
power and ground planes to maintain the lowest
possible impedance. The total amount of
capacitance required is dependant on the system
requirements.
d) Keep as much copper area as possible on all
layers in the proximity of the device for best
thermal performance. Especially, keep large
copper areas connected to the large pads on the
chip, and use thermal vias to transmit the heat to
the bottom side of the board when possible.
e) All vias underneath the chip, whether thermal or
not should be plugged with epoxy or some
material other than solder. The amount of solder
paste used for mounting is important to a good
connection. Empty vias can siphon off solder
during the mounting process and leave voids,
while soldered vias may contribute solder and
cause shorts below the chip.
f) Power and ground (PGND) busses should be
distributed through power and ground planes.
These should feed through vias to the appropriate
pads for the 12 volts, switch node and ground
connections. The impedances of the high current
paths are critical for optimum efficiency.
Figure 15.
DRIVER
5 V
+
12 V
+
DRN
PGND
GND
BG
CO
EN
VS
BST
TG
VIN
VOUT
RL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NIS5101E1T1G | SMART HotPlug IC/Inrush Limiter/Circuit Breaker |
| NIS5101E2T1G | SMART HotPlug IC/Inrush Limiter/Circuit Breaker |
| NIS5101 | SMART HotPlug IC/Inrush Limiter/Circuit Breaker |
| NIS5101E1T1 | SMART HotPlug IC/Inrush Limiter/Circuit Breaker |
| NIS5101E2T1 | SMART HotPlug IC/Inrush Limiter/Circuit Breaker |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NIS3001/D | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Integrated Drive and MOSFET Power Chip for Synchronous Buck Controllers |
| NIS3001A/D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Integrated Drive and MOSFET Power Chip for Synchronous Buck Controllers |
| NIS3001QPT1 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Integrated Driver and MOSFET Power Chip for Synchronous Buck Controllers |
| NIS5101 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:SMART HotPlug IC/Inrush Limiter/Circuit Breaker |
| NIS5101-D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Smart Hot Plug?IC/Inrush Limiter/Circuit Breaker |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。