參數(shù)資料
型號： NCP5331
廠商： ON SEMICONDUCTOR
英文描述： Two-Phase PWM Controller with Integrated Gate Drivers
中文描述： 兩相PWM控制器，帶有集成門極驅(qū)動器
文件頁數(shù)： 28/38頁
文件大?。?/td> 424K
代理商： NCP5331
NCP5331
http://onsemi.com
28
For TO-220 and TO-263 packages, standard FR-4
copper clad circuit boards will have approximate thermal
resistances (
θ
SA
) as shown in the following table.
Pad Size
(in
2
/mm
2
)
Single-Sided
1 oz. Copper
0.5/323
60-65
°
C/W
0.75/484
55-60
°
C/W
1.0/645
50-55
°
C/W
1.5/968
45-50
°
C/W
2.0/1290
38-42
°
C/W
2.5/1612
33-37
°
C/W
As with any power design, proper laboratory testing
should be performed to insure the design will dissipate the
required power under worst case operating conditions.
Variables considered during testing should include
maximum ambient temperature, minimum airflow, maximum
input voltage, maximum loading, and component variations
(i.e., worst case MOSFET R
DS(on)
). Also, the inductors and
capacitors share the MOSFET’s heatsinks and will add heat
and raise the temperature of the circuit board and MOSFET.
For any new design, its advisable to have as much heatsink
area as possible - all too often new designs are found to be
too hot and require redesign to add heatsinking.
6. Adaptive Voltage Positioning
There are two resistors that determine the Adaptive
Voltage Positioning, R
F1
and R
DRP
. R
F1
establishes the
no-load “high” voltage position and R
DRP
determines the
full-load “droop” voltage.
Resistor R
F1
is connected between V
CORE
and the V
FB
pin of the controller. At no load, this resistor will conduct the
internal bias current of the V
FB
pin and develop a voltage
drop from V
CORE
to the V
FB
pin. Because the error amplifier
regulates V
FB
to the DAC setting, the output voltage,
V
CORE
, will be higher by the amount IBIAS
VFB
R
F1
. This
condition is shown in Figure 33.
To calculate R
F1
the designer must specify the no-load
voltage increase above the VID setting (
V
NO-LOAD
) and
determine the V
FB
bias current. Usually, the no-load voltage
increase is specified in the design guide for the processor
that is available from the manufacturer. The V
FB
bias current
is determined by the value of the resistor from R
OSC
to
ground (see Figure TBD for a graph of IBIAS
VFB
versus
R
OSC
). The value of R
F1
can then be calculated.
RF1
VNO- LOADIBIASVFB
(29)
Resistor R
DRP
is connected between the V
DRP
and the
V
FB
pins. At no-load, the V
DRP
and the V
FB
pins will both
be at the DAC voltage so this resistor will conduct zero
current. However, at full-load, the voltage at the V
DRP
pin
will increase proportional to the output inductor’s current
while V
FB
will still be regulated to the DAC voltage. Current
will be conducted from V
DRP
to V
FB
by R
DRP
. This current
will be large enough to supply the V
FB
bias current and cause
a voltage drop from V
FB
to V
CORE
across R
F1
- the
converter’s output voltage will be reduced. This condition is
shown in Figure 34.
To determine the value of R
DRP
the designer must specify
the full-load voltage reduction
from the VID
(DAC) setting
(
V
CORE,FULL-LOAD
) and predict the voltage increase at
the V
DRP
pin at full-load. Usually, the full-load voltage
reduction is specified in the design guide for the processor
that is available from the manufacturer. To predict the
voltage increase at the V
DRP
pin at full-load (
V
DRP
), the
designer must consider the output inductor’s resistance
(R
L
), the PCB trace resistance between the current sense
points (R
PCB
), and the controller IC’s gain from the current
sense to the V
DRP
pin (G
VDRP
).
VDRP
IO,MAX
(RL
RPCB)
GVDRP
(30)
The value of R
DRP
can then be calculated.
RDRP
VDRP
(IBIASVFB
VCORE,FULL- LOADRF1)
(31)
V
CORE,FULL-LOAD
is the full-load voltage reduction
from the VID (DAC) setting.
V
CORE,FULL-LOAD
is
not
the
voltage change from the no-load AVP setting.
-
+
+
-
G
VDRP
Σ
R
S1
CS1
C
S1
L1
0 A
+
-
G
VDRP
R
S2
CS2
C
S2
L2
0 A
CS
REF
COMP
Error
Amp
VID Setting
IBIAS
VFB
R
DRP
R
F1
V
DRP
= VID
V
FB
= VID
V
CORE
I
DRP
= 0
I
FBK
= IBIAS
VFB
V
CORE
= VID + IBIAS
VFB
R
F1
Figure 33. AVP Circuitry at No-Load
+ -
相關(guān)PDF資料
PDF描述
NCP5331FTR2 Two-Phase PWM Controller with Integrated Gate Drivers
NCP5383 Two Phase Buck Controller with Integrated Gate Drivers and AVP
NCP5422ADR2G Dual Out−of−Phase Synchronous Buck Controller with Current Limit
NCP5423 Dual Out−of−Phase Synchronous Buck Controller with Current Limit
NCP5423DR2G Dual Out−of−Phase Synchronous Buck Controller with Current Limit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NCP5331/D 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Two Phase PWM Controller with Integrated Gate Drivers
NCP5331_05 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Two-Phase PWM Controller with Integrated Gate Drivers
NCP5331FTR2 功能描述:DC/DC 開關(guān)控制器 2 Phase Buck w/Gate RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK
NCP5331FTR2G 功能描述:DC/DC 開關(guān)控制器 2 Phase Buck w/Gate Drivers for Athlon RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK
NCP5332A 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Two-Phase Buck Controller with Integrated Gate Drivers and 5-Bit DAC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*