- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄189002 > NAND01GR4B3CZA1E (STMICROELECTRONICS) 64M X 16 FLASH 1.8V PROM, 35 ns, PBGA63 PDF資料下載
參數(shù)資料
| 型號： | NAND01GR4B3CZA1E |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | PROM |
| 英文描述： | 64M X 16 FLASH 1.8V PROM, 35 ns, PBGA63 |
| 封裝： | 9.50 X 12 MM, 1 MM HEIGHT, 0.80 MM PITCH, ROHS COMPLIANT, VFBGA-63 |
| 文件頁數(shù)： | 20/59頁 |
| 文件大?。?/td> | 998K |
| 代理商： | NAND01GR4B3CZA1E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
27/59
NAND512-B, NAND01G-B, NAND02G-B, NAND04G-B, NAND08G-B
Block Erase
Erase operations are done one block at a time. An
erase operation sets all of the bits in the ad-
dressed block to ‘1’. All previous data in the block
is lost.
An erase operation consists of three steps (refer to
1.
One bus cycle is required to setup the Block
Erase command. Only addresses A18-A27
(x8) or A17-A26 (x16) are used, the other
address inputs are ignored.
2.
two or three bus cycles are then required to
load the address of the block to be erased.
addresses of each device.
3.
one bus cycle is required to issue the Block
Erase confirm command to start the P/E/R
Controller.
The operation is initiated on the rising edge of
write Enable, W, after the confirm command is is-
sued. The P/E/R Controller handles Block Erase
and implements the verify process.
During the Block Erase operation, only the Read
Status Register and Reset commands will be ac-
cepted, all other commands will be ignored.
Once the program operation has completed the P/
E/R Controller bit SR6 is set to ‘1’ and the Ready/
Busy signal goes High. If the operation completed
successfully, the Write Status Bit SR0 is ‘0’, other-
wise it is set to ‘1’.
Figure 17. Block Erase Operation
Reset
The Reset command is used to reset the Com-
mand Interface and Status Register. If the Reset
command is issued during any operation, the op-
eration will be aborted. If it was a program or erase
operation that was aborted, the contents of the
memory locations being modified will no longer be
valid as the data will be partially programmed or
erased.
If the device has already been reset then the new
Reset command will not be accepted.
The Ready/Busy signal goes Low for tBLBH4 after
the Reset command is issued. The value of tBLBH4
depends on the operation that the device was per-
forming when the command was issued, refer to
Table 25. for the values.
I/O
RB
Block Address
Inputs
SR0
ai07593
D0h
70h
60h
Block Erase
Setup Code
Confirm
Code
Read Status Register
Busy
tBLBH3
(Erase Busy time)
相關PDF資料 |
PDF描述 |
|---|---|
| NAND01GR4B3CZA6E | 64M X 16 FLASH 1.8V PROM, 35 ns, PBGA63 |
| NAND01GW4B3BN6T | 64M X 16 FLASH 3V PROM, 35 ns, PDSO48 |
| NAND01GW4B3CZA1E | 64M X 16 FLASH 3V PROM, 35 ns, PBGA63 |
| NAND08GR4B2BZC6T | 512M X 16 FLASH 1.8V PROM, 35 ns, PBGA63 |
| NAND08GR4B3BN1 | 512M X 16 FLASH 1.8V PROM, 35 ns, PDSO48 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| NAND01GR4M0AZB5E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
| NAND01GR4M0AZB5F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
| NAND01GR4M0AZC5E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
| NAND01GR4M0AZC5F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
| NAND01GR4M0BZB5E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
發(fā)布緊急采購，3分鐘左右您將得到回復。