- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376214 > MX839DW (Electronic Theatre Controls, Inc.) Digitally Controlled Analog I/O Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | MX839DW |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Digitally Controlled Analog I/O Processor |
| 中文描述： | 數(shù)字控制的模擬I / O處理器 |
| 文件頁數(shù)： | 6/20頁 |
| 文件大?。?/td> | 165K |
| 代理商： | MX839DW |
Digitally Controlled Analog I/O Processor
6
MX839 PRELIMINARY INFORMATION
1998 MX
x
COM Inc.
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
www.mxcom.com Tele: 800 638-5577 336 744-5050 Fax: 336 744-5054
Doc. # 20480164.002
All trademarks and service marks are held by their respective companies.
4
The device comprises four groups of related functions: variable attenuators, digital to analog converters, a multiplexed
analog to digital converter with multiplexer, clock generator and four 8-bit magnitude comparators with variable reference
levels. These functions are all controlled by the 'C-BUS' serial interface and are described below:
General Description
4.1 Variable Attenuators
The two variable attenuators have a range of 0 to -12dB and 0 to -6dB respectively and may be controlled independently.
4.2 Digital to Analog Converters
Three DACs are provided with default resolutions of 8 bits, which are defined at the initial chip reset. In this mode the
'C-BUS' data is transferred in a single byte. An option is provided to define any one or more of the DAC resolutions to be
10 bits, then the DAC requires the transfer of two 'C-BUS' data bytes.
The upper and lower DAC reference voltages are defined internally as AV
DD
and V
SS
respectively. The output voltage is
expressed as:
V
OUT
= AV
DD
x (DATA / 2n) [Volts]
Where, n is the DAC resolution (8 or 10 bits) and DATA is the decimal value of the input code. For example: n = 8 and
binary code = 11111111 therefore DATA = 255
V
OUT
= AV
DD
x (255 / 256) [Volts]
Any one of the three DAC input latches might be loaded by sending an address/command byte followed by one or two
data bytes to the 'C-BUS' interface. The data is then latched and the static voltage is updated at the appropriate output.
When a DAC is disabled, its output is defined as open-circuit.
4.3 Analog to Digital Converter and A/D Clock Generator
A single successive approximation A/D is provided with four multiplexed inputs. After a general reset command $01, the
A/D converter subsystem is disabled. To start conversions the Clock Control ($D0) and A/D control ($D7) registers must
be written (refer to Tables 2,6, and 8). Please note that A/D channel 1 must be active for any other channel to work. Also
note that A/D control register bit 5 (READ ) should be set low prior to issuing a ‘READ A/D DATA x’ command to disable
conversions so the data being read does not change during the read which could otherwise result in erroneous data being
read. To re-enable conversions the A/D control register bit 5 (READ ) bit must be set back high.
The internal A/D clock frequency (f
A/D_CLK
) is generated with a programmable clock generator. Users have flexible
control of this clock signal via the Clock Control Register ($D0), DIVIDER set per Table 6, and the choice of an external
system clock signal or a dedicated crystal. f
A/D_CLK
should be chosen not to exceed 1MHz.
Since the typical application is for monitoring slowly changing control voltages, a Sample and Hold circuit is not included
at the input of the A/D. Thus, for the analog to digital conversion to be accurate, the input signal should not change
significantly during the conversion time. For ‘n-bit’ accuracy (with a maximum error of 1LSB) the maximum signal ‘linear
rate of change,’ ‘S,’ is defined by:
f
AV
=
S
n
)
+
n
1000
2
A/D_CLK
DD
[mV/
P
S]
where: n is the number of bits of accuracy with a maximum error of 1 LSB
f
=
f
A/D_CLK
, DIVIDER is selected per Table 6.
where:
DIVIDER
XTAL
For Example: The most significant bits (n) of accuracy.
For (n = 6) bit accuracy with AV
DD
=5V and f
A/D_CLK
= 1MHz
S = 9.77 [mV/
P
S]
For (n = 8) bit accuracy with AV
DD
=5V and f
A/D
_
CLK
= 1MHz
S = 1.95 [mV/
P
S]
For (n = 10) bit accuracy with AV
DD
=3.3V and f
A/D_CLK
= 1MHz
S = 0.27 [mV/
P
S]
The input signal should therefore be band limited to ensure the maximum signal ‘linear rate of change’ is not exceeded for
the desired accuracy.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX98725 | SINGLE CHIP FAST ETHERNET NIC CONTROLLER |
| MX98905B | The MX98905 is designed for easy implementation of CSMA/CD local area networks, |
| MX98905B | IEEE 802.3, 10BASE5, 10BASE2 Controller and Integrated Bus Interface(IEEE 802.3, 10BASE5, 10BASE2控制器和集成總線接口) |
| MX98905BFC | The MX98905 is designed for easy implementation of CSMA/CD local area networks, |
| MXA2312A | Low Cost, +2,-2 g Dual Axis Accelerometer with Analog Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX839P | 制造商:CMLMICRO 制造商全稱:CML Microcircuits 功能描述:Digitally Controlled Analog I/O Processor |
| MX841 | 制造商:IXYS 制造商全稱:IXYS Corporation 功能描述:White LED Step-Up Converter |
| MX841BE | 功能描述:LED照明驅(qū)動(dòng)器 Amps V RoHS:否 制造商:STMicroelectronics 輸入電壓:11.5 V to 23 V 工作頻率: 最大電源電流:1.7 mA 輸出電流: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SO-16N |
| MX841BETR | 功能描述:LED照明驅(qū)動(dòng)器 Amps V RoHS:否 制造商:STMicroelectronics 輸入電壓:11.5 V to 23 V 工作頻率: 最大電源電流:1.7 mA 輸出電流: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SO-16N |
| MX842RS | 制造商:BCM Advanced Research 功能描述:ATI RS842 CHIPS SEMPRON/TURION 1GIG DDR 10/100 2COM 8USB - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。