- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359243 > MVTX2604AG (ZARLINK SEMICONDUCTOR INC) Managed 24-Port 10/100 Mb + 2 Port 1 Gb Ethernet Switch PDF資料下載
參數(shù)資料
| 型號： | MVTX2604AG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 網(wǎng)絡(luò)接口 |
| 英文描述： | Managed 24-Port 10/100 Mb + 2 Port 1 Gb Ethernet Switch |
| 中文描述： | DATACOM, LAN SWITCHING CIRCUIT, PBGA553 |
| 封裝： | 37.50 X 37.50 MM, 2.33 MM HEIGHT, MS-034, HSBGA-553 |
| 文件頁數(shù)： | 13/173頁 |
| 文件大?。?/td> | 2097K |
| 代理商： | MVTX2604AG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁
MVTX2604
Data Sheet
15
Zarlink Semiconductor Inc.
1.0 Bock Functionality
1.1 Frame Data Buffer (FDB) Interfaces
The FDB interface supports pipelined synchronous burst SRAM (SBRAM) memory at 100 MHz. To ensure a non-
blocking switch two memory domains are required. Each domain has a 64 bit wide memory bus. At 100 MHz, the
aggregate memory bandwidth is 12.8 Gbps which is enough to support 24 10/100 Mbps and 2 Gigabit ports at full
wire speed switching. For 24 + 2 stacking application, pipelined ZBT-SRAM memory running at 125 MHz is
required.
The Switching Database is also located in the external SRAM; it is used for storing MAC addresses and their
physical port number. It is duplicated and stored in both memory domains. Therefore, when the system updates the
contents of the switching database it has to write the entry to both domains at the same time.
1.2 GMII/PCS MAC Module (GMAC)
The GMII/PCS Media Access Control (MAC) module provides the necessary buffers and control interface between
the Frame Engine (FE) and the external physical device (PHY).
The MVTX2604 GMAC implements both GMII and MII interface, which offers a simple migration from 10/100 to 1 G.
The GMAC of the MVTX2604 meets the IEEE 802.3Z specification. It is able to operate in 10 M/100 M either Half or
Full Duplex mode with a back pressure/flow control mechanism or in 1G Full duplex mode with flow control
mechanism. Furthermore, it will automatically retransmit upon collision for up to 16 total transmissions. PHY
addresses for GMAC are 01h and 02h.
For fiber optics media, the MVTX2604 implements the Physical Code Sublayer (PCS) interface. The PCS includes
an 8B10B encoder and decoder, auto-negotiation and Ten Bit Interface (TBI)
1.3 Physical Coding Sublayer (PCS) Interface
For the MVTX2604, the 1000BASE-X PCS Interface is designed internally and may be utilized in the absence of a
GMII. The PCS incorporates all the functions required by the GMII to include encoding (decoding) 8B GMII data to
(from) 8B/10B TBI format for PHY communication and generating Collision Detect (COL) signals for half-duplex
mode. It also manages the Auto negotiation process by informing the management entity that the PHY is ready for
communications. The on-chip TBI may be disabled if TBI exists within the Gigabit PHY. The TBI interface provides
a uniform interface for all 1000 Mbps PHY implementations.
The PCS comprises the PCS Transmit, Synchronization, PCS Receive and Auto negotiation processes for
1000BASE-X.
The PCS Transmit process sends the TBI signals TXD [9:0] to the physical medium and generates the GMII
Collision Detect (COL) signal based on whether a reception is occurring simultaneously with transmission.
Additionally, the Transmit process generates an internal “transmitting” flag and monitors Auto negotiation to
determine whether to transmit data or to reconfigure the link.
The PCS Synchronization process determines whether or not the receive channel is operational.
The PCS Receive process generates RXD [7:0] on the GMII from the TBI data [9:0], and the internal “receiving” flag
for use by the Transmit processes.
The PCS Auto negotiation process allows the MVTX2604 to exchange configuration information between two
devices that share a link segment and to automatically configure the link for the appropriate speed of operation for
both devices.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MVTX2801 | Unmanaged 4-Port 1000 Mbps Ethernet Switch |
| MVTX2801AG | Unmanaged 4-Port 1000 Mbps Ethernet Switch |
| MVTX2802 | Managed 4-Port 1000 Mbps Ethernet Switch |
| MVTX2802AG | Managed 4-Port 1000 Mbps Ethernet Switch |
| MVTX2803 | Unmanaged 8-Port 1000 Mbps Ethernet Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MVTX2801 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Unmanaged 4-Port 1000 Mbps Ethernet Switch |
| MVTX2801A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Unmanaged 4 port Gigabit Ethernet switch |
| MVTX2801AG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Unmanaged 4-Port 1000 Mbps Ethernet Switch |
| MVTX2802 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Managed 4-Port 1000 Mbps Ethernet Switch |
| MVTX2802A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Managed 4 port Gigabit Ethernet switch |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。