- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376207 > MTV012A (Electronic Theatre Controls, Inc.) 8051 Embedded CRT Monitor Controller Mask Version PDF資料下載
參數(shù)資料
| 型號： | MTV012A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 8051 Embedded CRT Monitor Controller Mask Version |
| 中文描述： | CRT顯示器8051嵌入式控制器掩模版 |
| 文件頁數(shù)： | 9/14頁 |
| 文件大小： | 102K |
| 代理商： | MTV012A |
MYSON
TECHNOLOGY
MTV012A
MTV012A Revision 1.1 12/23/1998
9/14
STF
= 1
= 0
Port 4 data output value.
→
Enables STOUT output.
→
Disables STOUT output.
P4OUT
(w) :
INTFLG
(w) :
Interrupt flag. An interrupt event will set its individual flag, and, if the corresponding
interrupt enable bit is set, the 8051 core's INT1 source will be driven by a zero level.
Software MUST clear this register while serving the interrupt routine.
HPRchg= 1
→
No action.
= 0
→
Clears HSYNC presence change flag.
VPRchg= 1
→
No action.
= 0
→
Clears VSYNC presence change flag.
HPLchg= 1
→
No action.
= 0
→
Clears HSYNC polarity change flag.
VPLchg= 1
→
No action.
= 0
→
Clears VSYNC polarity change flag.
HFchg = 1
→
No action.
= 0
→
Clears HSYNC frequency change flag.
VFchg = 1
→
No action.
= 0
→
Clears VSYNC frequency change flag.
INTFLG
(r) :
Interrupt flag.
HPRchg= 1
VPRchg= 1
HPLchg= 1
VPLchg= 1
HFchg = 1
VFchg = 1
→
Indicates an HSYNC presence change.
→
Indicates a VSYNC presence change.
→
Indicates an HSYNC polarity change.
→
Indicates a VSYNC polarity change.
→
Indicates an HSYNC frequency change or counter overflow.
→
Indicates a VSYNC frequency change or counter overflow.
INTEN
(w) :
Interrupt enabler.
EHPR = 1
EVPR = 1
EHPL
= 1
EVPL
= 1
EHF
= 1
EVF
= 1
→
Enables HSYNC presence change interrupt.
→
Enables VSYNC presence change interrupt.
→
Enables HSYNC polarity change interrupt.
→
Enables VSYNC polarity change interrupt.
→
Enables HSYNC frequency change / counter overflow interrupt.
→
Enables VSYNC frequency change / counter overflow interrupt.
5. DDC & IIC Interface
5.1 DDC1 Mode
MTV012A enters DDC1 mode after reset. In this mode, VSYNC is used as a data clock when the HSCL
pin remains at high. The data stream taken from an 8-bit FIFO in MTV012A is sent in a 9-bit packet that
includes a null bit (=1) as packet separator. The software program should take care of the FIFO depth.
The FIFO generates a FIFOI interrupt when there are fewer than N (N = 1, 2, 3 or 4 controlled by LS1,
LS0) bytes to be output to the HSDA line. On the other hand, the FIFO sets the FIFOH flag when there
are more than 7 bytes queuing for output. The FIFOI interrupt can be enabled or disabled by S/W. A
simple way to control FIFO is to set {LS1,LS0}={1,0} and enable FIFOI, then load FIFO 4 bytes every
time a FIFOI interrupt occurs. A special control bit "LDFIFO" can reduce S/W effort when EDID data is
saved in EEPROM. If LDFIFO=1, FIFO will be automatically loaded when S/W reads MBUF XFR.
5.2 DDC2B Mode
MTV012A switches to DDC2B mode when it detects a high to low transition on the HSCL pin. Once
MTV012A enters DDC2B mode, the host can access the EEPROM using IIC bus protocol as if the
HSDA and HSCL are directly bypassed to ISDA and ISCL pins. MTV012A will return to DDC1 mode if
HSCL is kept high for a 128-VSYNC clock period. However, it will permanently remain in DDC2B mode
if a valid IIC access has been detected on the HSCL/HSDA bus. The DDC2 flag reflects the current DDC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MTV012E | 8051 Embedded CRT Monitor Controller OTP Version |
| MTV018 | IC TXRX PHY 10/100 3.3V 48LQFP |
| MTV021 | Enhanced Super On-Screen Display |
| MTV021N20 | Enhanced Super On-Screen Display |
| MTV021N24 | Enhanced Super On-Screen Display |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MTV012E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8051 Embedded CRT Monitor Controller OTP Version |
| MTV016 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Enhanced On-Screen-Display Controller |
| MTV016N-10 | 制造商:Myson Century Inc 功能描述:IC, PDIP16 |
| MTV016N-18 | 制造商:Myson Century Inc 功能描述:IC, PDIP16 |
| MTV018 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Super On-Screen-Display |
發(fā)布緊急采購，3分鐘左右您將得到回復。