- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384760 > MT9V011 (Micron Technology, Inc.) 1/4-INCH VGA CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR PDF資料下載
參數(shù)資料
| 型號： | MT9V011 |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | 1/4-INCH VGA CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR |
| 中文描述： | 4英寸顯卡的CMOS有源像素的數(shù)字圖像傳感器 |
| 文件頁數(shù)： | 18/33頁 |
| 文件大?。?/td> | 537K |
| 代理商： | MT9V011 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
1/4-INCH VGA CMOS ACTIVE-PIXEL
DIGITAL IMAGE SENSOR
Preliminary
09005aef80c6407f
MT9V011_external_DS_2.fm - Rev. A 8/04 EN
Micron Technology, Inc., reserves the right to change products or specifications without notice.
18
2004 Micron Technology, Inc.
Pixel Integration Control
These registers (along with the Window Size and Blanking registers) control the integration time for the pixels.
0x09
0-11
Number of rows of integration, default = 0x01FC (508).
0x0C
0-9
Reset delay, default = 0x0000 (0). This is the number of master clocks x 4 that the timing and control
logic waits before asserting the reset for a given row.
Pixel Clock Speed
0x0A
4-0
This register determines the pixel data rate, default = 0x0000 (0). Pixel clock period = 2 master clocks
+ [Reg0x0A, bits (4-0)]. The pixel clock out can be shifted relative to the data out by setting bit 8-11 of
Reg0x07 appropriately. Maximum value for 0x0A = 0x0015.
Frame Restart
0x0B
0
Setting bit 0 to “1” of Reg0x0B will cause the sensor to abandon the readout of the current frame
and restart from the first row. This register automatically resets itself to 0x0000 after the frame
restart. The first frame after this event is considered to be a "bad frame" (see description for
Reg0x20, bit 0).
Reset (Soft)
0x0D
0
This register is used to reset the sensor to its default, power-up state. To reset the MT9V011, first
write a “1” into bit 0 of this register to put the MT9V011 in reset mode, then write a “0” into bit 0 to
resume operation.
Zoom Mode / True Decimation Mode
0x1E
0
Zoom by 2.
1
Zoom by 4 (if bit 0 is 0).
8
True decimation by 2. Decimate 2x will skip every other column and row, without considering the
colors of the pixels.
9
True decimation by 4. Decimate 4x will skip 3 rows/columns for every row/column read out, without
considering the colors of the pixels.
10
True decimation by 8. Decimate 8x will skip 7 rows/columns for every row/column read out, without
considering the colors of the pixels.
Table 7:
Register Description (continued)
REGISTER
BIT
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9V011P11ST | 1/4-INCH VGA CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR |
| MTCF004A | 4Mb CompactFlash Card(4MB閃速存儲器卡) |
| MTPH | Wet Tantalum Capacitors |
| MTPH106K030P1A | Wet Tantalum Capacitors |
| MTPH106K035P1A | Wet Tantalum Capacitors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9V011P11ST | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:1/4-INCH VGA CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR |
| MT9V012 | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:1/6-Inch VGA CMOS Digital Image Sensor |
| MT9V022I77ATC | 功能描述:IC SENSOR IMAGE VGA COLOR 52IBGA RoHS:是 類別:傳感器，轉(zhuǎn)換器 >> 圖像，相機 系列:DigitalClarity® 標準包裝:480 系列:- 象素大小:6.7µm x 6.7µm 有源象素陣列:768H x 488V 每秒幀數(shù):52 電源電壓:3.3V 類型:CMOS 成像 封裝/外殼:48-QFP 供應(yīng)商設(shè)備封裝:48-QFP 包裝:托盤 請注意:* 配用:4H2105-ND - HEADBOARD FOR KAC-004014H2104-ND - KIT EVAL FOR KAC-00401 其它名稱:4H20954H2095-NDKAC-00401-CBC-LB-A0 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。