- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT9315 (Zarlink Semiconductor Inc.) CMOS Acoustic Echo Canceller PDF資料下載
參數(shù)資料
| 型號： | MT9315 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | CMOS Acoustic Echo Canceller |
| 中文描述： | 聲學(xué)回聲消除器的CMOS |
| 文件頁數(shù)： | 2/30頁 |
| 文件大?。?/td> | 361K |
| 代理商： | MT9315 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
1
Features
Contains two echo cancellers: 112ms acoustic
echo canceller + 16ms line echo canceller
Works with low cost voice codec. ITU-T G.711
or signed mag
μ
/A-Law, or linear 2’s comp
Each port may operate in different format.
Advanced NLP design - full duplex speech with
no switched loss on audio paths
Fast re-convergence time: tracks changing
echo environment quickly
Adaptation algorithm converges even during
Double-Talk
Designed for exceptional performance in high
background noise environments
Provides protection against narrow-band signal
divergence
Howling prevention stops uncontrolled
oscillation in high loop gain conditions
Offset nulling of all PCM channels
Serial micro-controller interface
ST-BUS or variable-rate SSI PCM interfaces
User gain control provided for speaker path
(-24dB to +21dB in 3dB steps)
AGC on speaker path
Handles up to 0 dB acoustic echo return loss
and 0dB line ERL
Transparent data transfer and mute options
20 MHz master clock operation
Low power mode during PCM Bypass
Applications
Full duplex speaker-phone for digital telephone
Echo cancellation for video conferencing
Handsfree in automobile environment
Full duplex speaker-phone for PC
Figure 1 - Functional Block Diagram
Rout
MD1
MD2
P
Sin
L
S
1
DS5038
ISSUE 3
February 1999
Ordering Information
MT9315AP
MT9315AE
28 Pin PLCC
28 Pin PDIP
-40
°
C to + 85
°
C
CMOS
MT9315
Acoustic Echo Canceller
Advance Information
FORMAT
L
inear/
μ
/A-Law
Offset
Null
Linear
μ
/A-Law/
Linear/
μ
/A-Law
Micro
Interface
Adaptive
Filter
Offset
Null
VDD
VSS
PWRDN
F0i
BCLK/C4i
MCLK
Sout
Rin
DATA1
DATA2
CS
SCLK
ENA2
LAW
AGC
User
Gain
+
-
ADV
NLP
+
-
-24 -> +21dB
R
1
R
2
R
3
S
2
S
3
ADV
NLP
Linear
μ
/A-Law/
+
+
Howling
Controller
P
NBSD
Adaptive
Filter
UNIT
CONTROL
Detector
Talk
Double
NBSD
ENA1
Limiter
Limiter
A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT933 | 3.3V 10/100 Fast Ethernet Transceiver to MII |
| MT933CG | 3.3V 10/100 Fast Ethernet Transceiver to MII |
| MT933TP1N | 3.3V 10/100 Fast Ethernet Transceiver to MII |
| MT93L00A | Multi-Channel Voice Echo Canceller |
| MT93L04 | 128-Channel Voice Echo Canceller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9315AE | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller |
| MT9315AP | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller |
| MT933 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:3.3V 10/100 Fast Ethernet Transceiver to MII |
| MT933CG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:3.3V 10/100 Fast Ethernet Transceiver to MII |
| MT933TP1N | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:3.3V 10/100 Fast Ethernet Transceiver to MII |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。