- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT9315 (Zarlink Semiconductor Inc.) CMOS Acoustic Echo Canceller PDF資料下載
參數(shù)資料
| 型號： | MT9315 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | CMOS Acoustic Echo Canceller |
| 中文描述： | 聲學回聲消除器的CMOS |
| 文件頁數(shù)： | 18/30頁 |
| 文件大?。?/td> | 361K |
| 代理商： | MT9315 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
Advance Information
MT9315
17
Register Summary
Address:
00h R/W
Main Control Register (MC)
Power Up
Reset 00h
RESET
When high, the power initialization routine is executed presetting all registers to default values.
This bit automatically clears itself to’0’ when reset is complete.
AH-
When high, the Howling detector is disabled and when low the Howling detector is enabled.
AGC-
When high, AGC is disabled and when low AGC is enabled
NB-
When high, Narrowband signal detectors in Rin and Sin paths are disabled and when low the signal detectors are enabled
BYPASS
When high, the Send and Receive paths are transparently by-passed from input to output and when low the Send and
Receive paths are not bypassed
MUTE_S
When high, the Sin path is muted to quite code (after the NLP) and when low the Sin path is not muted
MUTE_R
When high, the Rin path is muted to quite code (after the NLP) and when low the Rin path is not muted
LIMIT
When high, the 2-bit shift mode is enabled in conjunction with bit 7 of LEC register and when low 2-bit shift mode is
disabled
Address:
21h R/W
Acoustic Echo Canceller Control Register (AEC)
Power Up
Reset 00h
ECBY
When high, the Echo estimate from the filter is not substracted from the Send path, when low the estimate is substracted
ADAPT-
When high, the Echo canceller adaptation is disabled and when low the adaptation is enabled
HCLR
When high, Adaptive filter coefficients are cleared and when low the filter coefficients are not cleared
HPF-
When high, Offset nulling filter is bypassed in the Sin/Sout path and when low the Offset nulling filter in not bypassed
INJ-
When high, the Noise filtering process is disabled in the NLP and when low the Noise filtering process is enabled
NLP-
When high, the Non Linear Processor is disabled in the Sin/Sout path and when low the NLP is enabled
ASC-
When high, the Internal Adaptation speed control is disabled and when low the Adaptation speed is enabled
P-
When high, the Exponential weighting function for the adaptive filter is disabled and when low the weighting function is
enabled
Address:
01h R/W
Line Echo Canceller Control Register (LEC)
Power Up
Reset 00h
ECBY
When high, the Echo estimate from the filter is not substracted from the Send path, when low the estimate is substracted
ADAPT-
When high, the Echo canceller adaptation is disabled and when low the adaptation is enabled
HCLR
When high, Adaptive filter coefficients are cleared and when low the filter coefficients are not cleared
HPF-
When high, Offset nulling filter is bypassed in the Rin/Rout path and when low the Offset nulling filter in not bypassed
INJ-
When high, the Noise filtering process is disabled in the NLP and when low the Noise filtering process is enabled
NLP-
When high, the Non Linear Processor is disabled in the Rin/Rout path and when low the NLP is enabled
ASC-
When high, the Internal Adaptation speed control is disabled and when low the Adaptation speed is enabled
SHFT
when high the 16-bit linear mode, inputs Sin, Rin, are shift right by 2 and outputs Sout, Rout are shift left by 2. This bit is
ignored when 16-bit linear mode is not selected in both ports. This bit is also ignored if bit 7 of MC register is set to zero
7
6
5
0
4
3
1
2
LIMIT
MUTE_R
MUTE_S
BYPASS
NB-
AGC-
AH-
RESET
LSB
MSB
7
6
5
0
4
3
1
2
P-
ASC-
NLP-
INJ-
HPF-
HCLR
ADAPT-
ECBY
LSB
MSB
7
6
5
0
4
3
1
2
SHFT
ASC-
NLP-
INJ-
HPF-
HCLR
ADAPT-
ECBY
LSB
MSB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT933 | 3.3V 10/100 Fast Ethernet Transceiver to MII |
| MT933CG | 3.3V 10/100 Fast Ethernet Transceiver to MII |
| MT933TP1N | 3.3V 10/100 Fast Ethernet Transceiver to MII |
| MT93L00A | Multi-Channel Voice Echo Canceller |
| MT93L04 | 128-Channel Voice Echo Canceller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9315AE | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller |
| MT9315AP | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:CMOS Acoustic Echo Canceller |
| MT933 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:3.3V 10/100 Fast Ethernet Transceiver to MII |
| MT933CG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:3.3V 10/100 Fast Ethernet Transceiver to MII |
| MT933TP1N | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:3.3V 10/100 Fast Ethernet Transceiver to MII |
發(fā)布緊急采購，3分鐘左右您將得到回復。