- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT9074 (Mitel Networks Corporation) T1/E1/J1 Single Chip Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9074 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | T1/E1/J1 Single Chip Transceiver |
| 中文描述： | T1/E1/J1收發(fā)單芯片收發(fā)器 |
| 文件頁(yè)數(shù)： | 4/122頁(yè) |
| 文件大?。?/td> | 372K |
| 代理商： | MT9074 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
MT9074
Advance Information
4
17
90
Vss
Negative Power Supply (Input).
Digital ground.
18
91
IC
Internal Connection
. Tie to Vss (ground) for normal operation.
19
92
INT/MOT
Intel/Motorola Mode Selection (Input).
A high on this pin configures the
processor interface for the Intel parallel non-multiplexed bus type. A low configures
the processor interface for the Motorola parallel non-multiplexed type.
20
93
VDD
Positive Power Supply (Input).
Digital supply (+5V
±
5%).
21 -
24
94-97
D4 - D7
Data 4 to Data 7 (Three-state I/O).
These signals combined with D0-D3 form the
bidirectional data bus of the parallel processor interface (D7 is the most significant
bit)
.
25
98
R/W/WR
Read/Write/Write Strobe (Input). In Motorola mode (R/W), this input controls the
direction of the data bus D[0:7] during a microprocessor access. When R/W is
high, the parallel processor is reading data from the MT9074. When low, the
parallel processor is writing data to the MT9074. For Intel mode (WR), this active
low write strobe configures the data bus lines as output.
26 -
30
99, 8-11
AC0 - AC4 Address/Control 0 to 4 (Inputs).
Address and control inputs for the non-
multiplexed parallel processor interface. AC0 is the least significant input.
31
12
GND
ARx
RTIP
RRING
Receive Analog Ground (Input)
. Analog ground for the LIU receiver.
32
33
13
14
Receive TIP and RING (Input)
. Differential inputs for the receive line signal - must
be transformer coupled (See Figure 5). In digital framer mode these are TTL level
inputs that connect to the digital outputs of a receiver. If the receiver serial data
output is NRZ connect that output to RTIP. If the receiver data output is split phase
unipolar signal connect one signal to RTIP and the complementary signal to
RRING.
34
15
VDD
ARx
Receive Analog Power Supply (Input).
Analog supply for the LIU receiver (+5V
±
5%).
35
16
VDD
Positive Power Supply (Input).
Digital supply (+5V
±
5%).
36
17
VSS
Negative Power Supply (Input).
Digital ground.
37
18
TxA
Transmit A (Output).
When the internal LIU is disabled (digital framer only
mode), if control bit NRZ=1, and NRZ output data is clocked out on pin TxA with
the rising edge of C1.50 (TxB has no function when NRZ format is selected). If
NRZ=0, pins TxA and TxB are a complementary pair of signals that output digital
dual-rail clocked out with the rising edge of C1.50.
38
19
TxB
Transmit B (Output).
When the internal LIU is disabled and control bit NRZ=0,
pins TxA and TxB are a complementary pair of signals that output digital dual-rail
data clocked out with the rising edge of C1.50.
39
20
RxDLCLK
Data Link Clock (Output)
. A gapped clock signal derived from the extracted clock
from the line clock, available for an external device to clock in RxDL data (at 4, 8,
12, 16 or 20 kHz) on the rising edge.
40
21
RxDL
Receive Data Link (Output).
A serial bit stream containing received line data after
zero code suppression. This data is clocked out with the rising edge of E1.5o.
41
22
TxMF
Transmit Multiframe Boundary (Input)
. An active low input used to set the
transmit multiframe boundary (CAS or CRC multiframe). The MT9074 will generate
its own multiframe if this pin is held high. This input is usually pulled high for most
applications.
Pin Description
Pin #
Name
Description
68 Pin
PLCC
100 Pin
MQFP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9074AL | T1/E1/J1 Single Chip Transceiver |
| MT9074AP | T1/E1/J1 Single Chip Transceiver |
| MT9074 | T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器) |
| MT9075B | E1 Single Chip Transceiver |
| MT9075B | E1 Single Chip Transceiver(E1單片收發(fā)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9074_05 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver |
| MT9074AL | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays |
| MT9074AL1 | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays |
| MT9074AP | 制造商:Microsemi Corporation 功能描述: |
| MT9074AP1 | 制造商:Microsemi Corporation 功能描述:T1/E1/J1 SGLE CHIP XSCR 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TXRX SGL T1/E1 68PLCC 制造商:Microsemi Corporation 功能描述:IC TXRX SGL T1/E1 68PLCC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。