參數(shù)資料
型號(hào)： MT9074
廠商： Mitel Networks Corporation
英文描述： T1/E1/J1 Single Chip Transceiver
中文描述： T1/E1/J1收發(fā)單芯片收發(fā)器
文件頁(yè)數(shù)： 103/122頁(yè)
文件大?。?/td> 372K
代理商： MT9074
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)當(dāng)前第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
Advance Information
MT9074
103
Bit
Name
Functional Description
7
GA
Go Ahead.
Indicates a go-ahead
pattern was detected by the HDLC
receiver. This bit is reset after a
read.
6
RxEOP
End Of Packet Detected.
This bit
is set when an end of packet
(EOP) byte was written into the RX
FIFO by the HDLC receiver. This
can be in the form of a flag, an
abort sequence or as an invalid
packet. This bit is reset after a
read.
5
TxEOP
Transmit End Of Packet.
This bit
is set when the transmitter has
finished sending the closing flag of
a packet or after a packet has
been aborted. This bit is reset after
read.
4
RxFE
End Of Packet Read.
This bit is
set when the byte about to be read
from the RX FIFO is the last byte of
the packet. It is also set if the Rx
FIFO is read and there is no data in
it. This bit is reset after a read.
3
TXFL
TX FIFO Low.
This bit is set when
the Tx FIFO is emptied below the
selected low threshold level. This
bit is reset after a read.
2
FA:
TxUND
ER
Frame Abort/TX FIFO Under-
run.
When Intsel bit of Control Reg-
ister 2 is low, this bit (FA) is set
when a frame abort is received dur-
ing packet reception. It must be re-
ceived after a minimum number of
bits have been received (26) other-
wise it is ignored.
When INTSEL bit of Control
Register 2 is high, this bit is set for
a TX FIFO underrun indication. If
high it Indicates that a read by the
transmitter was attempted on an
empty Tx FIFO.
This bit is reset after a read.
Table 148 - HDLC Interrupt Status Register
(Page B & C, Address 17H)
1
RXFF
RX FIFO Full.
This bit is set when
the Rx FIFO is filled above the
selected full threshold level. This
bit is reset after a read.
0
RxOVF
RX FIFO Overflow.
Indicates that
the 128 byte RX FIFO overflowed
(i.e. an attempt to write to a 128
byte full RX FIFO). The HDLC will
always disable the receiver once
the receive overflow has been
detected. The receiver will be re-
enabled upon detection of the next
flag, but will overflow again unless
the RX FIFO is read. This bit is
reset after a read.
Bit
Name
Functional Description
7-0
CRC1
5-8
The MSB byte of the CRC received
from the transmitter
. These bits are
as the transmitter sent them; that is,
most significant bit first and inverted.
This register is updated at the end of
each received packet and therefore
should be read when end of packet is
detected.
Table 149 - Receive CRC MSB Register
(Page B & C, Address 18H)
Bit
Name
Functional Description
7-0
CRC7-0
The LSB byte of the CRC received
from the transmitter
. These bits
are as the transmitter sent them;
that is, most significant bit first and
inverted. This register is updated at
the end of each received packet and
therefore should be read when end
of packet is detected.
Table 150 - Receive CRC LSB Register
(Page B & C, Address 19H)
Bit
Name
Functional Description
Table 148 - HDLC Interrupt Status Register
(Page B & C, Address 17H)
相關(guān)PDF資料
PDF描述
MT9074AL T1/E1/J1 Single Chip Transceiver
MT9074AP T1/E1/J1 Single Chip Transceiver
MT9074 T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器)
MT9075B E1 Single Chip Transceiver
MT9075B E1 Single Chip Transceiver(E1單片收發(fā)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9074_05 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver
MT9074AL 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
MT9074AL1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
MT9074AP 制造商:Microsemi Corporation 功能描述:
MT9074AP1 制造商:Microsemi Corporation 功能描述:T1/E1/J1 SGLE CHIP XSCR 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TXRX SGL T1/E1 68PLCC 制造商:Microsemi Corporation 功能描述:IC TXRX SGL T1/E1 68PLCC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*