- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383644 > MT90221 (Mitel Networks Corporation) Quad IMA/UNI PHY Device(四端口 IMA/UNI 物理層設(shè)備（四端口ATM IMA和UNI處理器）) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90221 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Quad IMA/UNI PHY Device(四端口 IMA/UNI 物理層設(shè)備（四端口ATM IMA和UNI處理器）) |
| 中文描述： | 四IMA的/單向物理層設(shè)備（IMA的四端口/單向物理層設(shè)備（四端口自動(dòng)柜員機(jī)IMA的和單向處理器）） |
| 文件頁(yè)數(shù)： | 33/116頁(yè) |
| 文件大?。?/td> | 309K |
| 代理商： | MT90221 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)當(dāng)前第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
MT90221
25
In PCM Modes 1, 3, 5 and 7, polarity of clock and
synchronization signals (TXCK, TX SYNC, RXCK
and RX SYNC) can be set as either positive or
negative. In the ST-BUS mode 2, 4, 6 and 8, the
clock and frame pulse are fixed and must conform to
the ST-BUS specification.
The RXCK and RXSYNC pins are always defined as
inputs and are generated by external circuitry.
4.2.1
In PCM Mode 2 the TXCK and TXSYNC pins are
defined as Inputs and in PCM Mode 6, the TXCK and
TXSYNC are defined as outputs. The RXCK and
RXSYNC are always defined as input pins.
Mode 2 and 6: ST-BUS Interface for T1
In T1 applications, a DS-1 frame is 193 bits long and
corresponds to 1 framing bit and 192 payload bits.
The 192 payload bits are divided as 24 channels or
time slots of 8 bits each.
The MITEL ST-BUS has 32 channels numbered 0 to
31. Two different mapping schemes are selectable.
The spaced mapping scheme uses 3 of every 4
channels. The grouped scheme uses the first 24
channels. Refer to Table 8 for details of Spaced DS-1
mapping, Table 9 for Grouped DS1 mapping. All
unused channels are tri-state.
The MITEL ST-BUS clock value is 4.096 MHz. The
frame pulse is 8 kHz and should be as defined in
Figure 9 or Figure 10 (see MITEL Application Note
MSAN-126).
In the PCM Mode 6, the TXCK and TXSYNC pins are
defined as outputs. The source for the TXCK is
selected using
TX PCM Link Control
register number
2 and can be any of the four RXCK or four external
REFCK clocks. As there is no PLL inside the
MT90221, the source frequency has to be a valid ST-
BUS Clock signal (i.e., 4.096 MHz). The TXSYNC
signal is generated by the MT90221 and meets the
ST-BUS format. It is not synchronized with any other
RXSYNC or TXSYNC signal.
4.2.1.1
Detailed ST-BUS Spaced Mapping
(3 of Every 4 Channels)
DS1 (T1) links contain 24 bytes of serial voice/data
channels distributed over the 32 ST-BUS channels.
One mapping option uses 3 of every 4 channels. The
channels 0, 4, 8, 12, 16, 20, 24 and 28 of the ST-BUS
are not used. The MT90221 tri-states the DSTo lines
during the unused time-slots. See Figure 9.
DS1 Time slots
-
1
2
3
-
4
5
6
-
7
8
9
-
1
0
1
3
1
1
1
4
1
2
1
5
Voice/Data Channels
(DSTi/o)
ST-BUS
DS1 Time slots
0
x
1
2
3
4
x
5
6
7
8
x
9
1
0
1
1
1
2
x
-
-
1
3
1
7
1
4
1
8
1
5
1
9
-
1
6
2
1
1
7
2
2
1
8
2
3
-
1
9
2
5
2
0
2
6
2
1
2
7
2
2
2
9
2
3
3
0
2
4
3
1
Voice/Data Channels
(DSTi/o)
ST-BUS
1
6
x
2
0
x
2
4
x
2
8
x
Table 8 - T1Channel Mapping Using 3 Channels Every 4 Channels
DS1 Time slots
1
2
3
4
5
6
7
8
9
1
0
9
1
1
1
0
1
2
1
1
1
3
1
2
1
4
1
3
1
5
1
4
1
6
1
5
Voice/Data Channels
(DSTi/o)
ST-BUS
DS1 Time slots
0
1
2
3
4
5
6
7
8
1
7
1
6
1
8
1
7
1
9
1
8
2
0
1
9
2
1
2
0
2
2
2
1
2
3
2
2
2
4
2
3
-
-
-
-
-
-
-
-
Voice/Data Channels
(DSTi/o)
ST-BUS
2
4
x
2
5
x
2
6
x
2
7
x
2
8
x
2
9
x
3
0
x
3
1
x
Table 9 - T1 Channel Mapping Using 24 Consecutive Channels
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90401 | SONET/SDH System Synchronizer(SONET/SDH 系統(tǒng)同步裝置（由一個(gè)數(shù)字鎖相環(huán)組成）) |
| MT9040 | T1/E1 Synchronizer(T1/E1 系統(tǒng)同步裝置（由一個(gè)數(shù)字鎖相環(huán)組成）) |
| MT9041A | () |
| MT9041B | T1/E1 System Synchronizer(T1/E1系統(tǒng)同步裝置（由一個(gè)數(shù)字鎖相環(huán)組成）) |
| MT9042B | () |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90221AL | 制造商:MITEL 制造商全稱(chēng):Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90222 | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device |
| MT90222AG | 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA - Trays |
| MT90222AG2 | 制造商:Microsemi Corporation 功能描述:ATM IMA 40MBPS 2.5V 384BGA /BAKE/DRYPACK - Trays |
| MT90223AG | 制造商:Microsemi Corporation 功能描述:ATM IMA 80MBPS 2.5V 384BGA - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。