- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383643 > MT8941B (Mitel Networks Corporation) Advanced T1/CEPT Digital Trunk PLL(先進的T1/CEPT數(shù)字中繼鎖相環(huán)) PDF資料下載
參數(shù)資料
| 型號： | MT8941B |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Advanced T1/CEPT Digital Trunk PLL(先進的T1/CEPT數(shù)字中繼鎖相環(huán)) |
| 中文描述： | 高級T1/CEPT數(shù)字集群鎖相環(huán)（先進的T1/CEPT數(shù)字中繼鎖相環(huán)） |
| 文件頁數(shù)： | 3/22頁 |
| 文件大小： | 131K |
| 代理商： | MT8941B |
CMOS
MT8941B
3
13
15
C4b
Clock 4.096 MHz- Bidirectional (TTL compatible input and Totem-pole output)
- When
the mode select bit MS3 (pin 17) is HIGH, it provides the 4.096 MHz clock output with the
falling edge in the frame pulse (F0b) window. When pin 17 is LOW, C4b is an input to an
external clock at 4.096 MHz.
14
16
C2o
Clock 2.048 MHz (Three state output)
- This is the divide by two output of C4b (pin 13) and
has a falling edge in the frame pulse (F0b) window. The high impedance state of this output
is controlled by EN
C2o
(pin 16).
Clock 2.048 MHz (Three state output) -
This is the divide by two output of C4b (pin 13) and
has a rising edge in the frame pulse (F0b) window. The high impedance state of this output is
controlled by EN
C2o
(pin 16).
EN
C2o
Enable 2.048 MHz clock (TTL compatible input) -
This active high input enables both C2o
and C2o outputs (pins 14 and 15). When LOW, these outputs are in high impedance
condition.
15
17
C2o
16
19
17
20
MS3
Mode select 3 input (TTL compatible) -
This input in conjunction with MS2 (pin 7) selects
the minor mode of operation for DPLL #2. (Refer to Table 3.)
18,
19
21,
22
Ai, Bi
Inputs A and B (TTL compatible) -
These are the two inputs of the uncommitted NAND
gate
.
20
23
Y
o
CVb
Output Y (Totem pole output) -
Output of the uncommitted NAND gate.
21
24
Variable clock Bidirectional (TTL compatible input and Totem-pole output) -
When
acting as an output (MS1-LOW) during the NORMAL mode of DPLL #1, this pin provides the
1.544 MHz clock locked to the input frame pulse F0i (pin 5). When MS1 is HIGH, it is an
input to an external clock at 1.544 MHz or 2.048 MHz to provide the internal signal at 8 kHz
to DPLL #2.
22
26
CV
Variable clock (Three state output) -
This is the inverse output of the signal appearing on
pin 21, the high impedance state of which is controlled by EN
CV
(pin 1).
Reset (Schmitt trigger input)
- This input (active LOW) puts the MT8941B in its reset state.
To guarantee proper operation, the device must be reset after power-up. The time constant
for a power-up reset circuit (see Figures 9-13) must be a minimum of five times the rise time
of the power supply. In normal operation, the RST pin must be held low for a minimum of
60nsec to reset the device.
23
27
RST
24
28
V
DD
NC
V
DD
(+5V)
Power supply.
No Connection.
4,
5,
18,
25
Pin Description (continued)
Pin #
Name
Description
DIP
PLCC
相關PDF資料 |
PDF描述 |
|---|---|
| MT8941B | CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital Trunk PLL |
| MT8941BE | CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital Trunk PLL |
| MT8941BP | CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital Trunk PLL |
| MT8950 | ISO-CMOS ST-BUS⑩ FAMILY Data Codec |
| MT8950AC | ISO-CMOS ST-BUS⑩ FAMILY Data Codec |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT8941BE | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Advanced T1/CEPT Digital Trunk PLL |
| MT8941BP | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Advanced T1/CEPT Digital Trunk PLL |
| MT8941BP1 | 制造商:Microsemi Corporation 功能描述:ADVANCED T1/CEPT DIG TRUNK PLL EOL160209 |
| MT8941BPR | 制造商:ZARLINK 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
| MT8941BPR1 | 制造商:Microsemi Corporation 功能描述:ADVANCED T1/CEPT DIG.TRUNK PLL EOL160209 |
發(fā)布緊急采購，3分鐘左右您將得到回復。