參數(shù)資料
型號: MT46V64M8TG-75Z
廠商: Micron Technology, Inc.
英文描述: DOUBLE DATA RATE DDR SDRAM
中文描述: 雙倍數(shù)據(jù)速率的DDR SDRAM內(nèi)存
文件頁數(shù): 48/68頁
文件大?。?/td> 2555K
代理商: MT46V64M8TG-75Z
48
512Mb: x4, x8, x16 DDR SDRAM
512Mx4x8x16DDR_B.p65
Rev. B; Pub 4/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
512Mb: x4, x8, x16
DDR SDRAM
ADVANCE
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Notes: 1
5, 14
17, 33; notes appear on pages 50
53) (0
°
C
T
A
+70
°
C; V
DD
Q = +2.5V ±0.2V, V
DD
= +2.5V ±0.2V)
AC CHARACTERISTICS
PARAMETER
SYMBOL
Access window of DQs from CK/CK#
CK high-level width
CK low-level width
Clock cycle time
CL = 2.5
CL = 2
DQ and DM input hold time relative to DQS
DQ and DM input setup time relative to DQS
DQ and DM input pulse width (for each input)
Access window of DQS from CK/CK#
DQS input high pulse width
DQS input low pulse width
DQS-DQ skew, DQS to last DQ valid, per group, per access
Write command to first DQS latching transition
DQS falling edge to CK rising - setup time
DQS falling edge from CK rising - hold time
Half clock period
Data-out high-impedance window from CK/CK#
Data-out low-impedance window from CK/CK#
Address and control input hold time (fast slew rate)
Address and control input setup time (fast slew rate)
Address and control input hold time (slow slew rate)
Address and control input setup time (slow slew rate)
LOAD MODE REGISTER command cycle time
DQ-DQS hold, DQS to first DQ to go non-valid, per access
-75Z
-75
-8
MIN
-0.75
0.45
0.45
7.5
7.5
0.5
0.5
1.75
-0.75
0.35
0.35
MAX
+0.75
0.55
0.55
13
13
MIN
-0.75
0.45
0.45
7.5
10
0.5
0.5
1.75
-0.8
0.35
0.35
MAX
+0.75
0.55
0.55
13
13
MIN
-0.8
0.45
0.45
8
10
0.6
0.6
2
-0.8
0.35
0.35
MAX
+0.8
0.55
0.55
13
13
UNITS
ns
t
CK
t
CK
ns
ns
ns
ns
ns
ns
t
CK
t
CK
ns
t
CK
t
CK
t
CK
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
t
AC
t
CH
t
CL
30
30
t
CK (2.5)
t
CK (2)
t
DH
t
DS
t
DIPW
t
DQSCK
t
DQSH
t
DQSL
t
DQSQ
t
DQSS
t
DSS
t
DSH
t
HP
t
HZ
t
LZ
t
IH
F
t
IS
F
t
IH
S
t
IH
S
t
MRD
t
QH
45, 52
45, 52
26, 31
26, 31
31
+0.75
+0.75
+0.8
0.5
1.25
0.5
1.25
0.6
1.25
25, 26
0.75
0.2
0.2
t
CH,
t
CL
0.75
0.2
0.2
t
CH,
t
CL
0.75
0.2
0.2
t
CH,
t
CL
34
+0.75
+0.75
+0.8
18,42
18,43
14
14
14
14
-0.75
.90
.90
1
1
15
-0.75
.90
.90
1
1
15
-0.8
1.1
1.1
1.1
1.1
16
t
HP
-
t
QHS
0.75
120,000
t
HP
-
t
QHS
0.75
120,000
t
HP
-
t
QHS
1
120,000
25, 26
Data Hold Skew Factor
ACTIVE to PRECHARGE command
ACTIVE to READ with Auto precharge command
ACTIVE to ACTIVE/AUTO REFRESH command period
AUTO REFRESH command period
ACTIVE to READ or WRITE delay
PRECHARGE command period
DQS read preamble
DQS read postamble
ACTIVE bank
a
to ACTIVE bank
b
command
DQS write preamble
DQS write preamble setup time
DQS write postamble
Write recovery time
Internal WRITE to READ command delay
Data valid output window (DVW)
REFRESH to REFRESH command interval
Average periodic refresh interval
Terminating voltage delay to V
DD
Exit SELF REFRESH to non-READ command
Exit SELF REFRESH to READ command
t
QHS
t
RAS
t
RAP
t
RC
t
RFC
t
RCD
t
RP
t
RPRE
t
RPST
t
RRD
t
WPRE
t
WPRES
t
WPST
t
WR
t
WTR
na
t
REFC
t
REFI
t
VTD
t
XSNR
t
XSRD
ns
ns
ns
ns
ns
ns
ns
t
CK
t
CK
ns
t
CK
ns
t
CK
ns
t
CK
ns
μs
μs
ns
ns
t
CK
40
20
65
75
20
20
0.9
0.4
15
0.25
0
0.4
15
1
t
QH -
t
DQSQ
40
20
65
75
20
20
0.9
0.4
15
0.25
0
0.4
15
1
t
QH -
t
DQSQ
40
20
70
80
20
20
0.9
0.4
15
0.25
0
0.4
15
1
t
QH -
t
DQSQ
35
46
50
1.1
0.6
1.1
0.6
1.1
0.6
42
20, 21
19
0.6
0.6
0.6
25
23
23
70.3
7.8
70.3
7.8
70.3
7.8
0
75
200
0
75
200
0
80
200
相關(guān)PDF資料
PDF描述
MT46V64M8TG-75ZL DOUBLE DATA RATE DDR SDRAM
MT46V64M8TG-8 DOUBLE DATA RATE DDR SDRAM
MT46V64M8TG-8L DOUBLE DATA RATE DDR SDRAM
MT48LC16M8A2 SYNCHRONOUS DRAM
MT48LC2M32B2 SYNCHRONOUS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT46V64M8TG-75ZL 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V64M8TG-8 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V64M8TG-8L 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM