參數(shù)資料
型號(hào)： MT46V64M8TG-75Z
廠商： Micron Technology, Inc.
英文描述： DOUBLE DATA RATE DDR SDRAM
中文描述： 雙倍數(shù)據(jù)速率的DDR SDRAM內(nèi)存
文件頁(yè)數(shù)： 16/68頁(yè)
文件大?。?/td> 2555K
代理商： MT46V64M8TG-75Z
16
512Mb: x4, x8, x16 DDR SDRAM
512Mx4x8x16DDR_B.p65
–
Rev. B; Pub 4/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
512Mb: x4, x8, x16
DDR SDRAM
ADVANCE
Operations
BANK/ROW ACTIVATION
Before any READ or WRITE commands can be is-
sued to a bank within the DDR SDRAM, a row in that
bank must be “opened.” This is accomplished via the
ACTIVE command, which selects both the bank and
the row to be activated, as shown in Figure 4.
After a row is opened with an ACTIVE command, a
READ or WRITE command may be issued to that row,
subject to the
t
RCD specification.
t
RCD (MIN) should
be divided by the clock period and rounded up to the
next whole number to determine the earliest clock edge
after the ACTIVE command on which a READ or WRITE
command can be entered. For example, a
t
RCD specifi-
cation of 20ns with a 133 MHz clock (7.5ns period) re-
sults in 2.7 clocks rounded to 3. This is reflected in
Figure 5, which covers any case where 2 <
t
RCD (MIN)/
t
CK
≤
3. (Figure 5 also shows the same case for
t
RCD; the
same procedure is used to convert other specification
limits from time units to clock cycles).
A subsequent ACTIVE command to a different row
in the same bank can only be issued after the previous
active row has been “closed” (precharged). The mini-
mum time interval between successive ACTIVE com-
mands to the same bank is defined by
t
RC.
A subsequent ACTIVE command to another bank
can be issued while the first bank is being accessed,
which results in a reduction of total row-access over-
head. The minimum time interval between successive
ACTIVE commands to different banks is defined by
t
RRD.
Figure 5
Example: Meeting
t
RCD (
t
RRD) MIN When 2 <
t
RCD (
t
RRD) MIN/
t
CK
≤
3
Figure 4
Activating a Specific Row in
a Specific Bank
CS#
WE#
CAS#
RAS#
CKE
A0-A12
RA
RA = Row Address
BA = Bank Address
HIGH
BA0,1
BA
CK
CK#
t
COMMAND
BA0, BA1
ACT
ACT
NOP
RRD
tRCD
CK
CK#
Bank x
Bank y
A0-A12
Row
Row
NOP
RD/WR
NOP
Bank y
Col
NOP
T0
T1
T2
T3
T4
T5
T6
T7
DON
’
T CARE
NOP
相關(guān)PDF資料
PDF描述
MT46V64M8TG-75ZL DOUBLE DATA RATE DDR SDRAM
MT46V64M8TG-8 DOUBLE DATA RATE DDR SDRAM
MT46V64M8TG-8L DOUBLE DATA RATE DDR SDRAM
MT48LC16M8A2 SYNCHRONOUS DRAM
MT48LC2M32B2 SYNCHRONOUS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT46V64M8TG-75ZL 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V64M8TG-8 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V64M8TG-8L 制造商:MICRON 制造商全稱(chēng):Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*