參數(shù)資料
型號(hào): MSC7118VF1200
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 30/60頁(yè)
文件大?。?/td> 0K
描述: DSP 16BIT W/DDR CTRLR 400-MAPBGA
標(biāo)準(zhǔn)包裝: 90
系列: StarCore
類型: 定點(diǎn)
接口: 主機(jī)接口,I²C,UART
時(shí)鐘速率: 300MHz
非易失內(nèi)存: ROM(8 kB)
芯片上RAM: 464kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.20V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 400-LFBGA
供應(yīng)商設(shè)備封裝: 400-MAPBGA(17x17)
包裝: 托盤
MSC7118 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 7
Freescale Semiconductor
36
2.5.10
Event Timing
Figure 20 shows the signal behavior of the EVNT pins.
2.5.11
GPIO Timing
Figure 21 shows the signal behavior of the GPI/GPO pins.
Table 25. EVNT Signal Timing
Number
Characteristics
Type
Min
67
EVNT as input
Asynchronous
1.5
× APBCLK periods
68
EVNT as output
Synchronous to core clock
1 APBCLK period
Notes:
1.
Refer to Table 23 for a definition of the APBCLK period.
2.
Direction of the EVNT signal is configured through the GPIO and Event port registers.
3.
Refer to the signal chapter in the MSC711x Reference Manual for details on EVNT pin functionality.
Figure 20. EVNT Pin Timing
Table 26. GPIO Signal Timing1,2,3
Number
Characteristics
Type
Min
601
GPI4.5
Asynchronous
1.5
× APBCLK periods
602
GPO5
Synchronous to core clock
1 APBCLK period
603
Port A edge-sensitive interrupt
Asynchronous
1.5
× APBCLK periods
604
Port A level-sensitive interrupt
Asynchronous
3
× APBCLK periods6
Notes:
1.
Refer to Table 23 for a definition of the APBCLK period.
2.
Direction of the GPIO signal is configured through the GPIO port registers.
3.
Refer to Section 1.5 for details on GPIO pin functionality.
4.
GPI data is synchronized to the APBCLK internally and the minimum listed is the capability of the hardware to capture data
into a register when the GPADR is read. The specification is not tested due to the asynchronous nature of the input and
dependence on the state of the DSP core. It is guaranteed by design.
5.
The output signals cannot toggle faster than 75 MHz.
6.
Level-sensitive interrupts should be held low until the system determines (via the service routine) that the interrupt is
acknowledged.
Figure 21. GPI/GPO Pin Timing
EVNT in
67
EVNT out
68
GPI
601
GPO
602
相關(guān)PDF資料
PDF描述
VI-24V-EU CONVERTER MOD DC/DC 5.8V 200W
MIC384-0BM TR IC SUPERVSR THERM LOC/REM 8SOIC
VI-213-EU CONVERTER MOD DC/DC 24V 200W
TCJW686M006R0070 CAP TANT 68UF 6.3V 20% 2312
TBJE156K050LBSB0024 CAP TANT 15UF 50V 10% 2917
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC7118VM1200 功能描述:DSP 16BIT W/DDR CTRLR 400-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC7119 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
MSC7119_08 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
MSC7119VF1200 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC FASTSTAR DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
MSC7119VM1200 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC FASTSTAR DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT