- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45387 > MSC1202Y3RHHRG4 (TEXAS INSTRUMENTS INC) 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36 PDF資料下載
參數(shù)資料
| 型號(hào)： | MSC1202Y3RHHRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36 |
| 封裝： | GREEN, PLASTIC, QFN-36 |
| 文件頁(yè)數(shù)： | 48/93頁(yè) |
| 文件大?。?/td> | 1093K |
| 代理商： | MSC1202Y3RHHRG4 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)
MSC1200
MSC1201
MSC1202
SBAS317E APRIL 2004 REVISED MAY 2006
www.ti.com
52
Configuration Address (CADDR) (write-only)
7
6
5
4
3
2
1
0
Reset Value
SFR 93h
00h
CADDR
Configuration Address. This register supplies the address for reading bytes in the 128 bytes of Flash Configuration
bits 70
Memory. It is recommended that faddr_data_read be used when accessing Configuration memory.This register is
also used as the address for the sfr_read and sfr_write routines, so it must be set prior to their use.
CAUTION: If this register is written to while executing from Flash Memory, the CDATA register will be incorrect.
Configuration Data (CDATA) (read-only)
7
6
5
4
3
2
1
0
Reset Value
SFR 94h
00h
CDATA
Configuration Data. This register will contain the data in the 128 bytes of Flash Configuration Memory that
bits 70
is located at the last written address in the CADDR register. This is a read-only register.
Serial Port 0 Control (SCON0)
7
6
5
4
3
2
1
0
Reset Value
SFR 98h
SM0_0
SM1_0
SM2_0
REN_0
TB8_0
RB8_0
TI_0
RI_0
00h
SM02
Serial Port 0 Mode. These bits control the mode of serial Port 0. Modes 1, 2, and 3 have 1 start and 1 stop bit in
bits 75
addition to the 8 or 9 data bits.
MODE
SM0
SM1
SM2
FUNCTION
LENGTH
PERIOD
0
Synchronous
8 bits
12 pCLK(1)
0
1
Synchronous
8 bits
4 pCLK(1)
1
0
1
0
Asynchronous
10 bits
Timer 1 Baud Rate Equation
1
0
1
AsynchronousValid Stop Required(2)
10 bits
Timer 1 Baud Rate Equation
2
1
0
Asynchronous
11 bits
64 pCLK(1) (SMOD = 0)
32 pCLK(1) (SMOD = 1)
2
1
0
1
Asynchronous with Multiprocessor Communication
11 bits
64 pCLK(1) (SMOD = 0)
32 pCLK(1) (SMOD = 1)
3
1
0
Asynchronous
11 bits
Timer 1 Baud Rate Equation
3
1
Asynchronous with Multiprocessor Communication(3)
11 bits
Timer 1 Baud Rate Equation
(1) p
CLK will be equal to tCLK, except that pCLK will stop for Idle mode.
(2) RI_0 will only be activated when a valid STOP is received.
RI_0 will not be activated if bit 9 = 0.
REN_0
Receive Enable. This bit enables/disables the serial Port 0 received shift register.
bit 4
0: Serial Port 0 reception disabled.
1: Serial Port 0 received enabled (modes 1, 2, and 3). Initiate synchronous reception (mode 0).
TB8_0
9th Transmission Bit State. This bit defines the state of the 9th transmission bit in serial Port 0 modes 2 and 3.
bit 3
RB8_0
9th Received Bit State. This bit identifies the state of the 9th reception bit of received data in serial Port 0 modes
bit 2
2 and 3. In serial port mode 1, when SM2_0 = 0, RB8_0 is the state of the stop bit. RB8_0 is not used in mode 0.
TI_0
Transmitter Interrupt Flag. This bit indicates that data in the serial Port 0 buffer has been completely shifted out. In serial
bit 1
port mode 0, TI_0 is set at the end of the 8th data bit. In all other modes, this bit is set at the end of the last data bit.
This bit must be manually cleared by software.
RI_0
Receiver Interrupt Flag. This bit indicates that a byte of data has been received in the serial Port 0 buffer. In serial
bit 0
port mode 0, RI_0 is set at the end of the 8th bit. In serial port mode 1, RI_0 is set after the last sample of the incoming
stop bit subject to the state of SM2_0. In modes 2 and 3, RI_0 is set after the last sample of RB8_0. This bit must
be manually cleared by software.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC1201Y3RHHR | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36 |
| MSC1201Y2RHHRG4 | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36 |
| MSC1202Y2RHHRG4 | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36 |
| MSC1210Y2PAGT | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQFP64 |
| MSC1210Y3PAGTG4 | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC1202Y3RHHT | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Precision ADC & DAC w/8051 CPU & Flash RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MSC1202Y3RHHTG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Precision ADC & DAC w/8051 CPU & Flash RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MSC1205 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:32-Bit Duplex Controller/Driver with Digital Dimming Function |
| MSC1208 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:23-bit x 2 Duplex Controller/Driver with Digital Dimming and Keyscan Function |
| MSC1209 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:42-Bit Vacuum Fluorescent Display Tube Driver with Digital Dimming Function |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。