- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371146 > MRFIC1819 (Motorola, Inc.) RF Power Amplifiers(RF功率放大器) PDF資料下載
參數(shù)資料
| 型號(hào)： | MRFIC1819 |
| 廠商： | Motorola, Inc. |
| 英文描述： | RF Power Amplifiers(RF功率放大器) |
| 中文描述： | 射頻功率放大器（射頻功率放大器） |
| 文件頁數(shù)： | 9/11頁 |
| 文件大?。?/td> | 164K |
| 代理商： | MRFIC1819 |
MRFIC1819
9
MOTOROLA WIRELESS SEMICONDUCTOR
SOLUTIONS – RF AND IF DEVICE DATA
Table 2. Pin Function Description
Pin
Symbol
Description
1
VP
VD3
RF Out
Positive voltage output
2
Third stage drain supply
3
RF output
4
RF Out
RF output
5
RF Out
RF output
6
Bias3
Third stage bias
7
Bias2
Second stage bias
8
Bias1
Buffer and first stage bias
9
VSS
VSC
VD2
VD1
RF In
Negative voltage output
10
Negative voltage check
11
Second stage drain supply
12
First stage drain supply
13
RF input
14
In Buf
Buffer RF input
15
VD0
VDB
First buffer stage drain supply
16
Buffer stage drain supply
VSC is an open drain internal FET switch which is biased
through the negative voltage. Consequently, this pin is high
impedance when negative voltage is okay and low
impedance (about 40
) when negative voltage is missing.
Operation Procedure
The MRFIC1819 is a standard MESFET GaAs Power
Amplifier, presence of a negative voltage to bias the RF
line–up is essential in order to avoid any damage to the parts.
Due to the fact that the negative voltage is generated through
rectification of the RF input signal, a minimum input power
level is needed for correct operation of the demoboard. The
following procedure will guaranty safe operation for doing the
RF measurements.
Note: make sure that Bias1 (Pin 8 of demoboard Figure 3)
is connected 3.0 V or will have equivalent potential for
nominal biasing of Buffer stage.
1. Apply RF input power (RF In) > 6.0 dBm.
2. Apply VDB = 3.0 to 5.0 V.
3. Check that VSS reaches approximatively –5.1 V (settling of
the negative voltage) (Pin 9).
4. Apply VD1,2&3 = 3.0 to 5.5 V.
5. Measure RF output power and relevant parameters.
Proceed in the reverse order to switch off the Power
Amplifier.
For linear operation, an external negative voltage will have
to be supplied to the VSS pin to maintain initial quiescent
operating conditions of the FET amplifiers since the RF input
will not provide sufficient voltage to operate the negative
voltage generator. When using an external negative voltage
supply, an input to the buffer (Pin 14) and supply voltages to
VDB (Pin 16) and VD0 (Pin 15), would no longer be required.
Control Considerations
MRFIC01819 application uses the drain control technique
developed for our previous range of GaAs IPAs (refer to
application note AN1599). This method relies on the fact that
for an RF amplifier operating in saturation mode, the RF
output power is proportional to the square of the Amplifier
drain voltage: Pout(Watt)=k*VD(Volt)*VD(Volt).
In the proposed application circuit (see Figure 2), a PMOS
FET is used to switch the IPA drain and vary the drain supply
voltage from 0 to battery voltage. As the PMOS FET has a
non linear behavior, an OpAmp is included in the application.
This OpAmp is linearizing the PMOS by sensing its drain
output and gives a true linear relationship between the
Control voltage and the RF output voltage.
The obtained power control transfer function is so linear
and repeatable than it can be used to predict the output
power within a dynamic range of 25 to 30 dB over frequency
and temperature. This so called “open–loop” arrangement
eliminates the need for coupler and detector required for the
classical but complex closed–loop control and consequently
reduces the Insertion Loss from Power Amplifier to the
Antenna.
The block diagram (Figure 14) shows the principle of
operation as implemented in the application circuit of
Figure 2. The OpAmp is connected as an inverter to
compensate the negative gain of the PMOS switch.
Figure 14. Drain Control through
PMOS Switch
Vbat
Gain Set
PA
Vramp
PMOS
Vdrain
RF Out
RF In
NOTE:
The positive voltage generated by the Buffer stage can
be used to supply the OpAmp and make it possible to
drive a NMOS switch as a voltage follower. Doing so,
the main advantage is to have a lower Rdson switch
and better intrinsic linearity.
In Figure 15, the plot illustrates the “open–loop”
performance regarding temperature stability. The measured
datas are diplayed in a log–log scale in order to have a good
representation of both the dynamic and the linearity of
control. The variation of Pout accross the frequency band are
also very small (less than 1.0 dB ripple) and are kept to that
small amount when controlling Pout through the Drain
voltage.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MRFIC1830 | GaAs Low Noise Amplifiers(GaAs低噪聲放大器) |
| MRFIC1854A | 1.9GHz CDMA Upmixer/Exciter Amplifier(1.9GHz CDMA上混頻器/放大器) |
| MRFIC1854 | BiCMOS CDMA Upmixer and Exciter Amplifier(BiCMOS CDMA上混頻器和放大器) |
| MRFIC1856 | GaAs Integrated Power Amplifier(GaAs集成式功率放大器) |
| MRFIC1859 | Dual-Band GSM 3.6V Integrated RF Power Amplifier(GSM 3.6V集成式射頻功放) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MRFIC1870 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:3.2 V DCS/PCS GaAs Integrated Power Amplifier |
| MRFIC1870D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:3.2 V DCS/PCS GaAs Integrated Power Amplifier |
| MRFIC1870PP | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:3.2 V DCS/PCS GaAs Integrated Power Amplifier |
| MRFIC1884 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Dual-Band CDMA Upconverter |
| MRFIC1884R2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Dual-Band CDMA Upconverter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。